

# STF12NK65Z

## N-channel 650 V, 0.57 Ω, 10 A, TO-220FP Zener-protected SuperMESH™ Power MOSFET

### Features

Order code	V <sub>DSS</sub>	R <sub>DS(on)</sub> max.	I <sub>D</sub>	P <sub>W</sub>
STF12NK65Z	650 V	< 0.7 Ω	10 A	35 W

- Extremely high dv/dt capability
- 100% avalanche tested
- Gate charge minimized
- Very low intrinsic capacitance
- Very good manufacturing repeatability

## Application


Switching applications

### Description

This N-channel SuperMESH<sup>™</sup> Power MOSFET is obtained through an extreme optimization of ST's well established strip-based PowerMESH<sup>™</sup> layout. In addition to pushing on-resistance significantly down, special care is taken to ensure a very good dv/dt capability for the most demanding applications. Such series complements ST full range of high voltage Power MOSFETs including revolutionary MDmesh<sup>™</sup> products.

TO-220FP

Figure 1. Internal schematic diagram



Order code	Marking	Package	Packaging
STF12NK65Z	12NK65Z	TO-220FP	Tube

## Contents

1	Electrical ratings	3
2	Electrical characteristics	4
	2.1 Electrical characteristics (curves)	6
3	Test circuits	8
4	Package mechanical data	9
5	Revision history1	1



## 1 Electrical ratings

Table 2.	Absolute maximu	m ratings
		maango

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source voltage ( $V_{GS} = 0$ )	650	V
V <sub>GS</sub>	Gate- source voltage	± 30	V
I <sub>D</sub>	Drain current (continuous) at $T_C = 25 \ ^{\circ}C$	10	А
I <sub>D</sub>	Drain current (continuous) at $T_C = 100 \ ^{\circ}C$	6.3	А
I <sub>DM</sub> <sup>(1)</sup>	Drain current (pulsed)	40	А
P <sub>TOT</sub>	Total dissipation at $T_{C} = 25 \ ^{\circ}C$	35	W
	Derating factor	1.2	W/°C
V <sub>ISO</sub>	Insulation withstand voltage (RMS) from all three leads to external heat sink $(t = 1 \text{ s}; T_C = 25 \text{ °C})$	2500	V
dv/dt (2)	Peak diode recovery voltage slope	4.5	V/ns
T <sub>stg</sub>	Storage temperature	- 55 to 150	°C
Тj	Max operating junction temperature	150	°C

1. Pulse width limited by safe operating area

2. I\_{SD}  $\,\leq$  10 A, di/dt  $\,\leq\,$  200 A/µs, V\_{DD}  $\,\leq\,$  V\_{(BR)DSS}, T\_{j}  $\,\leq$  T\_{JMAX.}

Symbol	Parameter	Value	Unit	
R <sub>thj-case</sub>	Thermal resistance junction-case max	3.6	°C/W	
R <sub>thj-amb</sub>	Thermal resistance junction-ambient max	62.5	°C/W	
Тı	Maximum lead temperature for soldering purpose	300	°C	

Table 4. Avalanche characteristics
------------------------------------

Symbol	Parameter	Value	Unit
I <sub>AR</sub>	Avalanche current, repetitive or not-repetitive (pulse width limited by Tj Max)	10	А
E <sub>AS</sub>	Single pulse avalanche energy (starting T <sub>J</sub> =25 °C, I <sub>D</sub> =I <sub>AR</sub> , V <sub>DD</sub> =50 V)	225	mJ



## 2 Electrical characteristics

(T<sub>CASE</sub> = 25 °C unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	I <sub>D</sub> =1 mA, V <sub>GS</sub> = 0	650			V
I <sub>DSS</sub>	Zero gate voltage drain current (V <sub>GS</sub> = 0)	$V_{DS}$ = max rating $V_{DS}$ = max rating, T <sub>C</sub> = 125°C			1 50	μΑ μΑ
I <sub>GSS</sub>	Gate-body leakage current (V <sub>DS</sub> = 0)	V <sub>GS</sub> = ± 20 V			± 10	μA
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 100 \ \mu A$	3	3.75	4.5	V
R <sub>DS(on)</sub>	Static drain-source on resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> =10 A		0.57	0.7	Ω

#### Table 5. On/off states

#### Table 6. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
g <sub>fs</sub> <sup>(1)</sup>	Forward transconductance	$V_{DS} = 15 \text{ V}, \text{ I}_{D} = 5 \text{ A}$	-	9.5	-	S
C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub>	Input capacitance Output capacitance Reverse transfer capacitance	V <sub>DS</sub> = 25 V, f = 1 MHz, V <sub>GS</sub> = 0	-	1837 208 48.8	-	pF pF pF
C <sub>oss eq.</sub> <sup>(2)</sup>	Equivalent output capacitance	$V_{DS} = 0, V_{DS} = 0 \text{ to } 520 \text{ V}$	-	122	-	pF
t <sub>d(on)</sub> t <sub>r</sub> t <sub>d(off)</sub> t <sub>f</sub>	Turn-on delay time Rise time Turn-off delay time Fall time	$V_{DD} = 325 \text{ V}, \text{ I}_{D} = 5 \text{ A},$ $R_{G} = 4.7 \Omega, V_{GS} = 10 \text{ V}$ (see <i>Figure 14</i> )	-	25 14 55 11.5	-	ns ns ns ns
Q <sub>g</sub> Q <sub>gs</sub> Q <sub>gd</sub>	Total gate charge Gate-source charge Gate-drain charge	$V_{DD} = 520 \text{ V}, \text{ I}_{D} = 10 \text{ A},$ $V_{GS} = 10 \text{ V}$ (see <i>Figure 15</i> )	-	62.6 9.6 36	-	nC nC nC
R <sub>G</sub>	Intrinsic gate resistance	f = 1 MHz open drain	-	1	-	Ω

1. Pulsed: pulse duration=300 $\mu$ s, duty cycle 1.5%

2.  $C_{oss \ eq}$  is defined as a constant equivalent capacitance giving the same charging time as  $C_{oss}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DSS}$ .



Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub> I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current Source-drain current (pulsed)		-		10 38	A A
$V_{SD}^{(2)}$	Forward on voltage	I <sub>SD</sub> = 10 A, V <sub>GS</sub> = 0	-		1.6	V
t <sub>rr</sub> Q <sub>rr</sub> I <sub>RRM</sub>	Reverse recovery time Reverse Recovery Charge Reverse Recovery Current	$I_{SD} = 10 \text{ A},$ di/dt = 100 A/µs $V_{DD} = 60 \text{ V}$ (see <i>Figure 16</i> )	-	436 3.4 15.4		ns μC Α
t <sub>rr</sub> Q <sub>rr</sub> I <sub>RRM</sub>	Reverse recovery time Reverse recovery charge Reverse recovery current	I <sub>SD</sub> = 10 A, di/dt = 100 A/μs V <sub>DD</sub> = 60 V, Tj = 150 °C (see <i>Figure 16</i> )	-	518 4.1 15.9		ns μC Α

 Table 7.
 Source drain diode

1. Pulsed: pulse duration=300µs, duty cycle 1.5%

2. Pulse width limited by safe operating area


#### Table 8. Gate-source Zener diode


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
BV <sub>GSO</sub> <sup>(1)</sup>	Gate-source breakdown voltage	lgs=± 1mA (open drain)	30			V


 The built-in back-to-back Zener diodes have specifically been designed to enhance not only the device's ESD capability, but also to make them safely absorb possible voltage transients that may occasionally be applied from gate to source. In this respect the Zener voltage is appropriate to achieve an efficient and cost-effective intervention to protect the device's integrity. These integrated Zener diodes thus avoid the usage of external components.




### 2.1 Electrical characteristics (curves)
























Figure 8. Gate charge vs. gate-source voltage Figure 9. Capacitance variations

Figure 10. Normalized gate threshold voltage vs temperature




Figure 12. Maximum avalanche energy vs temperature

Figure 11. Normalized on resistance vs temperature





Figure 13. Source-drain diode forward characteristic





VG


AM01469v1

 $1 k\Omega$ 

|⊢ **↓** D.U.T.

## 3 Test circuits

Figure 14. Switching times test circuit for resistive load




Vi=20V=VGMAX

2200


circuit

⊨ μF

Figure 16. Test circuit for inductive load switching and diode recovery times












Figure 15. Gate charge test circuit

12V

IG=CONST

2.7kΩ

 $47 k\Omega$ 

100Ω

100nF




## 4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.



Dim.	mm				
	Min.	Тур.	Max.		
A	4.4		4.6		
В	2.5		2.7		
D	2.5		2.75		
E	0.45		0.7		
F	0.75		1		
F1	1.15		1.70		
F2	1.15		1.70		
G	4.95		5.2		
G1	2.4		2.7		
н	10		10.4		
L2		16			
L3	28.6		30.6		
L4	9.8		10.6		
L5	2.9		3.6		
L6	15.9		16.4		
L7	9		9.3		
Dia	3		3.2		

### Figure 20. TO-220FP drawing



## 5 Revision history

#### Table 10. Document revision history

Date	Revision	Changes
01-Oct-2010	1	Initial release



#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2010 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

Doc ID 18060 Rev 1

