

8-Bit I/O Expander with Serial Interface


Features

- · 8-bit remote bidirectional I/O port
 - I/O pins default to input
- High-speed I²C[™] interface (MCP23008)
 - 100 kHz
 - 400 kHz
 - 1.7 MHz
- High-speed SPI™ interface (MCP23S08)
 - 10 MHz
- Hardware address pins
 - Three for the MCP23008 to allow up to eight devices on the bus
 - Two for the MCP23S08 to allow up to four devices using the same chip-select
- · Configurable interrupt output pin
 - Configurable as active-high, active-low or open-drain
- · Configurable interrupt source
 - Interrupt-on-change from configured defaults or pin change
- Polarity Inversion register to configure the polarity of the input port data
- · External reset input
- Low standby current: 1 μA (max.)
- Operating voltage:
 - 1.8V to 5.5V @ -40°C to +85°C (I-Temp)
 - 2.7V to 5.5V @ -40°C to +85°C (I-Temp)
 - 4.5V to 5.5V @ -40°C to +125°C (E-Temp)


Packages

18-pin PDIP (300 mil) 18-pin SOIC (300 mil) 20-pin SSOP

Package Types



Block Diagram



1.0 DEVICE OVERVIEW

The MCP23X08 device provides 8-bit, general purpose, parallel I/O expansion for I²C bus or SPI applications. The two devices differ in the number of hardware address pins and the serial interface:

- MCP23008 I²C interface; three address pins
- MCP23S08 SPI interface; two address pins

The MCP23X08 consists of multiple 8-bit configuration registers for input, output and polarity selection. The system master can enable the I/Os as either inputs or outputs by writing the I/O configuration bits. The data for each input or output is kept in the corresponding Input or Output register. The polarity of the Input Port register can be inverted with the Polarity Inversion register. All registers can be read by the system master.

The interrupt output can be configured to activate under two conditions (mutually exclusive):

- When any input state differs from its corresponding input port register state. This is used to indicate to the system master that an input state has changed.
- 2. When an input state differs from a preconfigured register value (DEFVAL register).

The Interrupt Capture register captures port values at the time of the interrupt, thereby saving the condition that caused the interrupt.

The Power-on Reset (POR) sets the registers to their default values and initializes the device state machine.

The hardware address pins are used to determine the device address.

1.1 Pin Descriptions

TABLE 1-1: PINOUT DESCRIPTION

| IADLL I- | | 11001 | DLOC | THE HON |
|-------------|---------------|--------|-------------|--|
| Pin Name | PDIP/S OIC | SSOP | Pin Type | Function |
| SCL/SCK | 1 | 1 | ı | Serial clock input. |
| SDA/SI | 2 | 2 | I/O | Serial data I/O (MCP23008)/Serial data input (MCP23S08). |
| A2/SO | 3 | 3 | I/O | Hardware address input (MCP23008)/Serial data output (MCP23S08). A2 must be biased externally. |
| A1 | 4 | 4 | ı | Hardware address input. Must be biased externally. |
| A0 | 5 | 5 | ı | Hardware address input. Must be biased externally. |
| RESET | 6 | 6 | ı | External reset input |
| NC/CS | 7 | 7 | ı | No connect (MCP23008)/External chip select input (MCP23S08). |
| INT | 8 | 8 | 0 | Interrupt output. Can be configured for active-high, active-low or open-drain. |
| Vss | 9 | 9 | Р | Ground. |
| GP0 | 10 | 12 | I/O | Bidirectional I/O pin. Can be enabled for interrupt-on-change and/or internal weak pull-up resistor. |
| GP1 | 11 | 13 | I/O | Bidirectional I/O pin. Can be enabled for interrupt-on-change and/or internal weak pull-up resistor. |
| GP2 | 12 | 14 | I/O | Bidirectional I/O pin. Can be enabled for interrupt-on-change and/or internal weak pull-up resistor. |
| GP3 | 13 | 15 | I/O | Bidirectional I/O pin. Can be enabled for interrupt-on-change and/or internal weak pull-up resistor. |
| GP4 | 14 | 16 | I/O | Bidirectional I/O pin. Can be enabled for interrupt-on-change and/or internal weak pull-up resistor. |
| GP5 | 15 | 17 | I/O | Bidirectional I/O pin. Can be enabled for interrupt-on-change and/or internal weak pull-up resistor. |
| GP6 | 16 | 18 | I/O | Bidirectional I/O pin. Can be enabled for interrupt-on-change and/or internal weak pull-up resistor. |
| GP7 | 17 | 19 | I/O | Bidirectional I/O pin. Can be enabled for interrupt-on-change and/or internal weak pull-up resistor. |
| VDD | 18 | 20 | Р | Power. |
| N/C | | 10, 11 | | |
| | | | | |

1.2 Power-on Reset (POR)

The on-chip POR circuit holds the device in reset until VDD has reached a high enough voltage to deactivate the POR circuit (i.e., release the device from reset). The maximum VDD rise time is specified in **Section 2.0** "Electrical Characteristics".

When the device exits the POR condition (releases reset), device operating parameters (i.e., voltage, temperature, serial bus frequency, etc.) must be met to ensure proper operation.

1.3 Serial Interface

This block handles the functionality of the I^2C (MCP23008) or SPI (MCP23S08) interface protocol. The MCP23X08 contains eleven registers that can be addressed through the serial interface block (Table 1-2):

TABLE 1-2: REGISTER ADDRESSES

| Address | Access to: | | | |
|---------|--------------------|--|--|--|
| 00h | IODIR | | | |
| 01h | IPOL | | | |
| 02h | GPINTEN | | | |
| 03h | DEFVAL | | | |
| 04h | INTCON | | | |
| 05h | IOCON | | | |
| 06h | GPPU | | | |
| 07h | INTF | | | |
| 08h | INTCAP (Read-only) | | | |
| 09h | GPIO | | | |
| 0Ah | OLAT | | | |

1.3.1 SEQUENTIAL OPERATION BIT

The Sequential Operation (SEQOP) bit (IOCON register) controls the operation of the address pointer. The address pointer can either be enabled (default) to allow the address pointer to increment automatically after each data transfer, or it can be disabled.

When operating in **Sequential mode** (IOCON.SEQOP = 0), the address pointer automatically increments to the next address after each byte is clocked

When operating in **Byte mode** (IOCON.SEQOP = 1), the MCP23X08 does not increment its address counter after each byte during the data transfer. This gives the ability to continually read the same address by providing extra clocks (without additional control bytes). This is useful for polling the GPIO register for data changes.

1.3.2 I²C™ INTERFACE

1.3.2.1 I²C Write Operation

The I²C Write operation includes the control byte and register address sequence, as shown in the bottom of Figure 1-1. This sequence is followed by eight bits of data from the master and an Acknowledge (ACK) from the MCP23008. The operation is ended with a STOP or RESTART condition being generated by the master.

Data is written to the MCP23008 after every byte transfer. If a STOP or RESTART condition is generated during a data transfer, the data will not be written to the MCP23008.

Byte writes and sequential writes are both supported by the MCP23008. The MCP23008 increments its address counter after each ACK during the data transfer.

1.3.2.2 I²C Read Operation

The I^2C Read operation includes the control byte sequence, as shown in the bottom of Figure 1-1. This sequence is followed by another control byte (including the START condition and ACK) with the R/W bit equal to a logic 1 (R/W = 1). The MCP23008 then transmits the data contained in the addressed register. The sequence is ended with the master generating a STOP or RESTART condition.

1.3.2.3 I²C Sequential Write/Read

For sequential operations (Write or Read), instead of transmitting a STOP or RESTART condition after the data transfer, the master clocks the next byte pointed to by the address pointer (see **Section 1.3.1 "Sequential Operation Bit"** for details regarding sequential operation control).

The sequence ends with the master sending a STOP or RESTART condition.

The MCP23008 address pointer will roll over to address zero after reaching the last register address.

Refer to Figure 1-1.

1.3.3 SPI™ INTERFACE


1.3.3.1 SPI Write Operation

The SPI Write operation is started by lowering \overline{CS} . The Write command (slave address with R/W bit cleared) is then clocked into the device. The opcode is followed by an address and at least one data byte.

1.3.3.2 SPI Read Operation

The SPI Read operation is started by lowering \overline{CS} . The SPI read command (slave address with R/W bit set) is then clocked into the device. The opcode is followed by an address, with at least one data byte being clocked out of the device.

FIGURE 1-1: MCP23008 I²C™ DEVICE PROTOCOL



1.3.3.3 SPI Sequential Write/Read

For sequential operations, instead of deselecting the device by raising $\overline{\text{CS}}$, the master clocks the next byte pointed to by the address pointer.

The sequence ends by the raising of \overline{CS} .

The MCP23S08 address pointer will roll over to address zero after reaching the last register address.

1.4 Hardware Address Decoder

The hardware address pins are used to determine the device address. To address a device, the corresponding address bits in the control byte must match the pin state.

- MCP23008 has address pins A2, A1 and A0.
- MCP23S08 has address pins A1 and A0.

The pins must be biased externally.

1.4.1 ADDRESSING I²C DEVICES (MCP23008)

The MCP23008 is a slave I²C device that supports 7-bit slave addressing, with the read/write bit filling out the control byte. The slave address contains four fixed bits and three user-defined hardware address bits (pins A2, A1 and A0). Figure 1-2 shows the control byte format.

1.4.2 ADDRESSING SPI DEVICES (MCP23S08)

The MCP23S08 is a slave SPI device. The slave address contains five fixed bits and two user-defined hardware address bits (pins A1 and A0), with the read/write bit filling out the control byte. Figure 1-3 shows the control byte format.

FIGURE 1-2: I²C™ CONTROL BYTE FORMAT




FIGURE 1-3: SPI™ CONTROL BYTE FORMAT




FIGURE 1-4: I²C™ ADDRESSING REGISTERS





FIGURE 1-5: SPI™ ADDRESSING REGISTERS



1.5 GPIO Port

The GPIO module contains the data port (GPIO), internal pull up resistors and the Output Latches (OLAT).

Reading the GPIO register reads the value on the port. Reading the OLAT register only reads the OLAT, not the actual value on the port.

Writing to the GPIO register actually causes a write to the OLAT. Writing to the OLAT register forces the associated output drivers to drive to the level in OLAT. Pins configured as inputs turn off the associated output driver and put it in high-impedance.

1.6 Configuration and Control Registers

The Configuration and Control blocks contain the registers as shown in Table 1-3.

TABLE 1-3: CONFIGURATION AND CONTROL REGISTERS

| Register Name | Address (hex) | bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 | POR/RST value |
|------------------|------------------|--------|--------|--------|--------|--------|--------|--------|--------|------------------|
| IODIR | 00 | 107 | IO6 | IO5 | IO4 | IO3 | IO2 | IO1 | IO0 | 1111 1111 |
| IPOL | 01 | IP7 | IP6 | IP5 | IP4 | IP3 | IP2 | IP1 | IP0 | 0000 0000 |
| GPINTEN | 02 | GPINT7 | GPINT6 | GPINT5 | GPINT4 | GPINT3 | GPINT2 | GPINT1 | GPINT0 | 0000 0000 |
| DEFVAL | 03 | DEF7 | DEF6 | DEF5 | DEF4 | DEF3 | DEF2 | DEF1 | DEF0 | 0000 0000 |
| INTCON | 04 | IOC7 | IOC6 | IOC5 | IOC4 | IOC3 | IOC2 | IOC1 | IOC0 | 0000 0000 |
| IOCON | 05 | _ | _ | SREAD | DISSLW | HAEN * | ODR | INTPOL | _ | 00 000- |
| GPPU | 06 | PU7 | PU6 | PU5 | PU4 | PU3 | PU2 | PU1 | PU0 | 0000 0000 |
| INTF | 07 | INT7 | INT6 | INT5 | INT4 | INT3 | INT2 | INT1 | INTO | 0000 0000 |
| INTCAP | 08 | ICP7 | ICP6 | ICP5 | ICP4 | ICP3 | ICP2 | ICP1 | ICP0 | 0000 0000 |
| GPIO | 09 | GP7 | GP6 | GP5 | GP4 | GP3 | GP2 | GP1 | GP0 | 0000 0000 |
| OLAT | 0A | OL7 | OL6 | OL5 | OL4 | OL3 | OL2 | OL1 | OL0 | 0000 0000 |

^{*} Not used on the MCP23008.

1.6.1 I/O DIRECTION (IODIR) REGISTER

Controls the direction of the data I/O.

When a bit is set, the corresponding pin becomes an input. When a bit is clear, the corresponding pin becomes an output.

REGISTER 1-1: IODIR – I/O DIRECTION REGISTER (ADDR 0x00)

| R/W-1 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| 107 | 106 | 105 | 104 | IO3 | 102 | IO1 | 100 |
| bit 7 | | | | | | | bit 0 |

bit 7-0 **IO7:IO0:** These bits control the direction of data I/O <7:0>.

1 = Pin is configured as an input.

0 = Pin is configured as an output.

| Legend: | | | |
|--------------------|------------------|----------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented | bit, read as '0' |
| - n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

1.6.2 INPUT POLARITY (IPOL) REGISTER

The IPOL register allows the user to configure the polarity on the corresponding GPIO port bits.

If a bit is set, the corresponding GPIO register bit will reflect the inverted value on the pin.

REGISTER 1-2: IPOL – INPUT POLARITY PORT REGISTER (ADDR 0x01)

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| IP7 | IP6 | IP5 | IP4 | IP3 | IP2 | IP1 | IP0 |
| bit 7 | | | | | | | bit 0 |

bit 7-0 **IP7:IP0:** These bits control the polarity inversion of the input pins <7:0>.

1 = GPIO register bit will reflect the opposite logic state of the input pin.

0 = GPIO register bit will reflect the same logic state of the input pin.

| Legend: | | | |
|--------------------|------------------|----------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented | bit, read as '0' |
| - n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

1.6.3 INTERRUPT-ON-CHANGE CONTROL (GPINTEN) REGISTER

The GPINTEN register controls the interrupt-onchange feature for each pin.

If a bit is set, the corresponding pin is enabled for interrupt-on-change. The DEFVAL and INTCON registers must also be configured if any pins are enabled for interrupt-on-change.

REGISTER 1-3: GPINTEN – INTERRUPT-ON-CHANGE PINS (ADDR 0x02)

| R/W-0 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| GPINT7 | GPINT6 | GPINT5 | GPINT4 | GPINT3 | GPINT2 | GPINT1 | GPINT0 |
| bit 7 | | | | | | | bit 0 |

bit 7-0 **GPINT7:GPINT0:** General purpose I/O interrupt-on-change bits <7:0>.

- 1 = Enable GPIO input pin for interrupt-on-change event.
- 0 = Disable GPIO input pin for interrupt-on-change event.

Refer to INTCON and GPINTEN.

| Legend: | | | |
|--------------------|------------------|----------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented I | bit, read as '0' |
| - n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

1.6.4 DEFAULT COMPARE (DEFVAL) REGISTER FOR INTERRUPT-ONCHANGE

The default comparison value is configured in the DEFVAL register. If enabled (via GPINTEN and INTCON) to compare against the DEFVAL register, an opposite value on the associated pin will cause an interrupt to occur.

REGISTER 1-4: DEFVAL – DEFAULT VALUE REGISTER (ADDR 0x03)

| bit 7 | | | I. | | | | hit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| DEF7 | DEF6 | DEF5 | DEF4 | DEF3 | DEF2 | DEF1 | DEF0 |
| R/W-0 |

bit 7-0 **DEF7:DEF0:** These bits set the compare value for pins configured for interrupt-on-change from defaults <7:0>. Refer to INTCON.

If the associated pin level is the opposite from the register bit, an interrupt occurs.

Refer to INTCON and GPINTEN.

| Legend: | | | |
|--------------------|------------------|----------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented | l bit, read as '0' |
| - n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

1.6.5 INTERRUPT CONTROL (INTCON) REGISTER

The INTCON register controls how the associated pin value is compared for the interrupt-on-change feature. If a bit is set, the corresponding I/O pin is compared against the associated bit in the DEFVAL register. If a bit value is clear, the corresponding I/O pin is compared against the previous value.

REGISTER 1-5: INTCON – INTERRUPT-ON-CHANGE CONTROL REGISTER (ADDR 0x04)

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| IOC7 | IOC6 | IOC5 | IOC4 | IOC3 | IOC2 | IOC1 | IOC0 |
| bit 7 | | | | | | | bit 0 |

- bit 7-0 **IOC7:IOC0:** These bits control how the associated pin value is compared for interrupt-on-change <7:0>.
 - 1 = Controls how the associated pin value is compared for interrupt-on-change.
 - 0 = Pin value is compared against the previous pin value.

Refer to INTCON and GPINTEN.

| Legend: | | |
|--------------------|------------------|---|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' |
| - n = Value at POR | '1' = Bit is set | '0' = Bit is cleared x = Bit is unknown |

1.6.6 CONFIGURATION (IOCON) REGISTER

The IOCON register contains several bits for configuring the device:

- The Sequential Operation (SEQOP) controls the incrementing function of the address pointer. If the address pointer is disabled, the address pointer does not automatically increment after each byte is clocked during a serial transfer. This feature is useful when it is desired to continuously poll (read) or modify (write) a register.
- The Slew Rate (DISSLW) bit controls the slew rate function on the SDA pin. If enabled, the SDA slew rate will be controlled when driving from a high to a low.

- The Hardware Address Enable (HAEN) control bit enables/disables the hardware address pins (A2, A1) on the MCP23S08. This bit is not used on the MCP23008. The address pins are always enabled on the MCP23008.
- The Open-Drain (ODR) control bit enables/disables the INT pin for open-drain configuration.
- The Interrupt Polarity (INTPOL) control bit sets the polarity of the INT pin. This bit is functional only when the ODR bit is cleared, configuring the INT pin as active push-pull.

REGISTER 1-6: IOCON – I/O EXPANDER CONFIGURATION REGISTER (ADDR 0x05)

| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | U-0 |
|-------|-----|-------|--------|-------|-------|--------|-------|
| _ | _ | SEQOP | DISSLW | HAEN | ODR | INTPOL | _ |
| bit 7 | | | | | | | bit 0 |

bit 7-6 Unimplemented: Read as '0'.

bit 5 **SEQOP:** Sequential Operation mode bit.

1 = Sequential operation disabled, address pointer does not increment.

0 = Sequential operation enabled, address pointer increments.

bit 4 **DISSLW:** Slew Rate control bit for SDA output.

1 = Slew rate disabled.

0 = Slew rate enabled.

bit 3 **HAEN:** Hardware Address Enable bit (MCP23S08 only).

Address pins are always enabled on MCP23008.

1 = Enables the MCP23S08 address pins.

0 = Disables the MCP23S08 address pins.

bit 2 **ODR:** This bit configures the INT pin as an open-drain output.

1 = Open-drain output (overrides the INTPOL bit).

0 = Active driver output (INTPOL bit sets the polarity).

bit 1 **INTPOL:** This bit sets the polarity of the INT output pin.

1 = Active-high.

0 = Active-low.

bit 0 **Unimplemented:** Read as '0'.

| Legend: | | | |
|--------------------|------------------|----------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented | l bit, read as '0' |
| - n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

1.6.7 PULL-UP RESISTOR CONFIGURATION (GPPU) REGISTER

The GPPU register controls the pull-up resistors for the port pins. If a bit is set and the corresponding pin is configured as an input, the corresponding port pin is internally pulled up with a 100 k Ω resistor.

REGISTER 1-7: GPPU – GPIO PULL-UP RESISTOR REGISTER (ADDR 0x06)

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| PU7 | PU6 | PU5 | PU4 | PU3 | PU2 | PU1 | PU0 |
| bit 7 | | | | | | | bit 0 |

bit 7-0 **PU7:PU0:** These bits control the weak pull-up resistors on each pin (when configured as an input) <7:0>.

1 = Pull-up enabled.

0 = Pull-up disabled.

| Legend: | | | |
|--------------------|------------------|----------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented | bit, read as '0' |
| - n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

1.6.8 INTERRUPT FLAG (INTF) REGISTER

The INTF register reflects the interrupt condition on the port pins of any pin that is enabled for interrupts via the GPINTEN register. A 'set' bit indicates that the associated pin caused the interrupt.

This register is 'read-only'. Writes to this register will be ignored.

Note: INTF will always reflect the pin(s) that have an interrupt condition. For example, one pin causes an interrupt to occur and is captured in INTCAP and INF. If, before clearing the interrupt, another pin changes which would normally cause an interrupt, it will be reflected in INTF, but not INTCAP.

REGISTER 1-8: INTF – INTERRUPT FLAG REGISTER (ADDR 0x07)

| R- | -0 | R-0 |
|-------|----|------|------|------|------|------|------|-------|
| IN. | T7 | INT6 | INT5 | INT4 | INT3 | INT2 | INT1 | INT0 |
| bit 7 | | | | | | | | bit 0 |

bit 7-0 **INT7:INT0:** These bits reflect the interrupt condition on the port. Will reflect the change only if interrupts are enabled (GPINTEN) <7:0>.

1 = Pin caused interrupt.

0 = Interrupt not pending.

| _ | _ | _ | | _ | ١. |
|---|---|---|---|---|----|
| Р | n | ρ | n | п | 15 |
| | | | | | |

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

- n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

1.6.9 INTERRUPT CAPTURE (INTCAP) REGISTER

The INTCAP register captures the GPIO port value at the time the interrupt occurred. The register is 'read-only' and is updated only when an interrupt occurs. The register will remain unchanged until the interrupt is cleared via a read of INTCAP or GPIO.

REGISTER 1-9: INTCAP – INTERRUPT CAPTURED VALUE FOR PORT REGISTER (ADDR 0x08)

| R-x | R-x | R-x | R-x | R-x | R-x | R-x | R-x |
|-------|------|------|------|------|------|------|-------|
| ICP7 | ICP6 | ICP5 | ICP4 | ICP3 | ICP2 | ICP1 | ICP0 |
| bit 7 | | | | | | | bit 0 |

bit 7-0 **ICP7:ICP0:** These bits reflect the logic level on the port pins at the time of interrupt due to pin change <7:0>.

1 = Logic-high.

0 = Logic-low.

| Legend: | | |
|--------------------|------------------|---|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' |
| - n = Value at POR | '1' = Bit is set | '0' = Bit is cleared x = Bit is unknown |

1.6.10 PORT (GPIO) REGISTER

The GPIO register reflects the value on the port. Reading from this register reads the port. Writing to this register modifies the Output Latch (OLAT) register.

REGISTER 1-10: GPIO – GENERAL PURPOSE I/O PORT REGISTER (ADDR 0x09)

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| GP7 | GP6 | GP5 | GP4 | GP3 | GP2 | GP1 | GP0 |
| bit 7 | | | | | | | bit 0 |

bit 7-0 **GP7:GP0:** These bits reflect the logic level on the pins <7:0>.

1 = Logic-high.

0 = Logic-low.

| Legend: | | |
|--------------------|------------------|---|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' |
| - n = Value at POR | '1' = Bit is set | '0' = Bit is cleared x = Bit is unknown |

1.6.11 OUTPUT LATCH REGISTER (OLAT)

The OLAT register provides access to the output latches. A read from this register results in a read of the OLAT and not the port itself. A write to this register modifies the output latches that modify the pins configured as outputs.

REGISTER 1-11: OLAT – OUTPUT LATCH REGISTER 0 (ADDR 0x0A)

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| OL7 | OL6 | OL5 | OL4 | OL3 | OL2 | OL1 | OL0 |
| bit 7 | | | | | | | bit 0 |

bit 7-0 **OL7:OL0:** These bits reflect the logic level on the output latch <7:0>.

1 = Logic-high.

0 = Logic-low.

| Legend: | | | |
|--------------------|------------------|----------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented | bit, read as '0' |
| - n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

1.7 Interrupt Logic

The interrupt output pin will activate if an internal interrupt occurs. The interrupt block is configured by the following registers:

- · GPINTEN enables the individual inputs
- DEFVAL holds the values that are compared against the associated input port values
- INTCON controls if the input values are compared against DEFVAL or the previous values on the port
- IOCON (ODR and INPOL) configures the INT pin as push-pull, open-drain and active-level

Only pins configured as inputs can cause interrupts. Pins configured as outputs have no affect on INT.

Interrupt activity on the port will cause the port value to be captured and copied into INTCAP. The interrupt will remain active until the INTCAP or GPIO register is read. Writing to these registers will not affect the interrupt.

The first interrupt event will cause the port contents to be copied into the INTCAP register. Subsequent interrupt conditions on the port will not cause an interrupt to occur as long as the interrupt is not cleared by a read of INTCAP or GPIO.

1.7.1 INTERRUPT CONDITIONS

There are two possible configurations to cause interrupts (configured via INTCON):

- Pins configured for interrupt-on-pin-change will cause an interrupt to occur if a pin changes to the opposite state. The default state is reset after an interrupt occurs. For example, an interrupt occurs by an input changing from 1 to 0. The new initial state for the pin is a logic 0.
- Pins configured for interrupt-on-change from register value will cause an interrupt to occur if the corresponding input pin differs from the register bit. The interrupt condition will remain as long as the condition exists, regardless if the INTAP or GPIO is read.

See Figure 1-6 and Figure 1-7 for more information on interrupt operations.

FIGURE 1-6: INTERRUPT-ON-PIN-CHANGE





FIGURE 1-7: INTERRUPT-ON-CHANGE FROM REGISTER DEFAULT



NOTES:

2.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings †

| Ambient temperature under bias | 40°C to +125°C |
|--|----------------------|
| Storage temperature | 65°C to +150°C |
| Voltage on VDD with respect to VSS | -0.3V to +5.5V |
| Voltage on all other pins with respect to Vss (except VDD) | 0.6V to (VDD + 0.6V) |
| Total power dissipation (Note) | 700 mW |
| Maximum current out of Vss pin | 150 mA |
| Maximum current into VDD pin | 125 mA |
| Input clamp current, IiK (VI < 0 or VI > VDD) | ±20 mA |
| Output clamp current, IOK (VO < 0 or VO > VDD) | ±20 mA |
| Maximum output current sunk by any output pin | 25 mA |
| Maximum output current sourced by any output pin | 25 mA |
| Note: Dower discipation is calculated as follows: | |

Note: Power dissipation is calculated as follows:

PDIS = VDD x {IDD - Σ IOH} + Σ {(VDD-VOH) x IOH} + Σ (VOL x IOL)

[†] NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

2.1 DC Characteristics

| DC Chai | racteristics | Operating Conditions (unless otherwise indicated): $1.8V \le VDD \le 5.5V \text{ at } -40^{\circ}C \le TA \le +85^{\circ}C \text{ (I-Temp)}$ $4.5V \le VDD \le 5.5V \text{ at } -40^{\circ}C \le TA \le +125^{\circ}C \text{ (E-Temp)} \text{ (Note 1)}$ | | | | | | | | | |
|--------------|---|--|----------------|-----|----------|----------|---|--|--|--|--|
| Param No. | Characteristic | Sym | Min | Тур | Max | Units | Conditions | | | | |
| D001 | Supply Voltage | VDD | 1.8 | | 5.5 | V | | | | | |
| D002 | VDD Start Voltage to Ensure Power-on Reset | VPOR | _ | Vss | _ | V | | | | | |
| D003 | VDD Rise Rate to Ensure Power-on Reset | SVDD | 0.05 | _ | _ | V/ms | Design guidance only. Not tested. | | | | |
| D004 | Supply Current | IDD | _ | _ | 1 | mA | SCL/SCK = 1 MHz | | | | |
| D005 | Standby current | Idds | _ | | 1 | μΑ | | | | | |
| | | | _ | _ | 2 | μΑ | 4.5V - 5.5V @ +125°C (Note 1) | | | | |
| | Input Low-Voltage | - | | | | | | | | | |
| D030 | A0, A1 (TTL buffer) | VIL | Vss | _ | 0.15 VDD | V | | | | | |
| D031 | CS, GPIO, SCL/SCK, SDA, A2, RESET (Schmitt Trigger) | | Vss | _ | 0.2 VDD | V | | | | | |
| | Input High-Voltage | | | | | | | | | | |
| D040 | A0, A1 (TTL buffer) | VIH | 0.25 VDD + 0.8 | _ | VDD | V | | | | | |
| D041 | CS, GPIO, SCL/SCK, SDA, A2, RESET (Schmitt Trigger) | | 0.8 VDD | _ | VDD | V | For entire VDD range. | | | | |
| | Input Leakage Curren | t | | | | | | | | | |
| D060 | I/O port pins | lıL | _ | _ | ±1 | μΑ | VSS ≤ VPIN ≤ VDD | | | | |
| | Output Leakage Curre | ent | | | • | | _ | | | | |
| D065 | I/O port pins | ILO | _ | | ±1 | μΑ | VSS ≤ VPIN ≤ VDD | | | | |
| D070 | GPIO weak pull-up current | lpu | 40 | 75 | 115 | μΑ | VDD = 5V, $GP Pins = VSS-40°C \le TA \le +85°C$ | | | | |
| | Output Low-Voltage | | | | | | | | | | |
| D080 | GPIO | Vol | _ | _ | 0.6 | V | IOL = 8.5 mA, VDD = 4.5V | | | | |
| | INT | | - | _ | 0.6 | V | IOL = 1.6 mA, VDD = 4.5V | | | | |
| | SO, SDA | | – | _ | 0.6 | V | IOL = 3.0 mA, VDD = 1.8V | | | | |
| | SDA | | – | _ | 0.8 | V | IOL = 3.0 mA, VDD = 4.5V | | | | |
| | Output High-Voltage | • | | | | | • | | | | |
| D090 | GPIO, INT, SO | Vон | VDD - 0.7 | _ | _ | V | IOH = -3.0 mA, VDD = 4.5V | | | | |
| | | | VDD - 0.7 | | _ | | IOH = $-400 \mu A$, VDD = $1.8V$ | | | | |
| | Capacitive Loading S | pecs on (| Output Pins | | 1 | <u> </u> | | | | | |
| D101 | GPIO, SO, INT | Cio | _ | _ | 50 | pF | | | | | |
| D102 | SDA | Св | _ | _ | 400 | pF | | | | | |

Note 1: This parameter is characterized, not 100% tested.

FIGURE 2-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS




FIGURE 2-2: RESET AND DEVICE RESET TIMER TIMING




TABLE 2-1: DEVICE RESET SPECIFICATIONS

| AC Cha | racteristics | Operating Conditions (unless otherwise indicated): $1.8V \le VDD \le 5.5V$ at $-40^{\circ}C \le TA \le +85^{\circ}C$ (I-Temp) $4.5V \le VDD \le 5.5V$ at $-40^{\circ}C \le TA \le +125^{\circ}C$ (E-Temp) (Note 1) | | | | | | | |
|--------------|---|--|---|---|-----|----|------------|--|--|
| Param No. | Characteristic | Sym | Sym Min Typ ⁽¹⁾ Max Units Conditions | | | | Conditions | | |
| 30 | RESET Pulse Width (Low) | TRSTL | 1 | _ | _ | μs | | | |
| 32 | Device Active After Reset high | THLD | _ | | TBD | μs | VDD = 5.0V | | |
| 34 | Output High-Impedance From RESET Low | Tioz | _ | - | 1 | μs | | | |

Note 1: This parameter is characterized, not 100% tested.

FIGURE 2-3: I²C™ BUS START/STOP BITS TIMING




FIGURE 2-4: I²C™ BUS DATA TIMING




TABLE 2-2: I²C™ BUS DATA REQUIREMENTS (SLAVE MODE)

| l ² C™ A | C Characteristics | Operating Conditions (unless otherwise indicated): $1.8V \le VDD \le 5.5V \text{ at } -40^{\circ}C \le TA \le +85^{\circ}C \text{ (I-Temp)}$ $4.5V \le VDD \le 5.5V \text{ at } -40^{\circ}C \le TA \le +125^{\circ}C \text{ (E-Temp)} \text{ (Note 1)}$ $RPU \text{ (SCL, SDA)} = 1 \text{ k}\Omega, \text{ CL (SCL, SDA)} = 135 \text{ pF}$ | | | | | | | |
|---------------------|-----------------------------|---|----------------------------|----------|----------|-------|----------------------|--|--|
| Param No. | Characteristic | Sym | Min | Тур | Max | Units | Conditions | | |
| 100 | Clock High Time: | THIGH | | • | • | • | <u> </u> | | |
| | 100 kHz mode | | 4.0 | _ | _ | μs | 1.8V - 5.5V (I-Temp) | | |
| | 400 kHz mode | | 0.6 | _ | _ | μs | 2.7V - 5.5V (I-Temp) | | |
| | 1.7 MHz mode | | 0.12 | _ | _ | μs | 4.5V - 5.5V (E-Temp) | | |
| 101 | Clock Low Time: | TLOW | | | | , | | | |
| | 100 kHz mode | | 4.7 | _ | _ | μs | 1.8V - 5.5V (I-Temp) | | |
| | 400 kHz mode | | 1.3 | _ | _ | μs | 2.7V - 5.5V (I-Temp) | | |
| | 1.7 MHz mode | | 0.32 | _ | _ | μs | 4.5V - 5.5V (E-Temp) | | |
| 102 | SDA and SCL Rise Time: | Tr | | l | | l | 1 | | |
| | 100 kHz mode | (Note 1) | _ | _ | 1000 | ns | 1.8V - 5.5V (I-Temp) | | |
| | 400 kHz mode | | 20 + 0.1 CB ⁽²⁾ | _ | 300 | ns | 2.7V - 5.5V (I-Temp) | | |
| | 1.7 MHz mode | | 20 | _ | 160 | ns | 4.5V - 5.5V (E-Temp) | | |
| 103 | SDA and SCL Fall Time: | TF | | ı | | ı | | | |
| | 100 kHz mode | (Note 1) | _ | _ | 300 | ns | 1.8V - 5.5V (I-Temp) | | |
| | 400 kHz mode | | 20 + 0.1 CB ⁽²⁾ | _ | 300 | ns | 2.7V - 5.5V (I-Temp) | | |
| | 1.7 MHz mode | | 20 | _ | 80 | ns | 4.5V - 5.5V (E-Temp) | | |
| 90 | START Condition Setup Time: | Tsu:sta | | | | | | | |
| | 100 kHz mode | | 4.7 | _ | _ | μs | 1.8V - 5.5V (I-Temp) | | |
| | 400 kHz mode | | 0.6 | _ | _ | μs | 2.7V – 5.5V (I-Temp) | | |
| | 1.7 MHz mode | | 0.16 | _ | _ | μs | 4.5V - 5.5V (E-Temp) | | |
| 91 | START Condition Hold Time: | THD:STA | | | | | | | |
| | 100 kHz mode | | 4.0 | _ | _ | μs | 1.8V - 5.5V (I-Temp) | | |
| | 400 kHz mode | | 0.6 | _ | _ | μs | 2.7V – 5.5V (I-Temp) | | |
| | 1.7 MHz mode | | 0.16 | _ | _ | μs | 4.5V – 5.5V (E-Temp) | | |
| 106 | Data Input Hold Time: | THD:DAT | | l | J. | | , , , , | | |
| | 100 kHz mode | | 0 | _ | 3.45 | μs | 1.8V - 5.5V (I-Temp) | | |
| | 400 kHz mode | | 0 | _ | 0.9 | μs | 2.7V – 5.5V (I-Temp) | | |
| | 1.7 MHz mode | | 0 | _ | 0.15 | μs | 4.5V – 5.5V (E-Temp) | | |
| 107 | Data Input Setup Time: | Tsu:dat | | l | J. | | , , , , , | | |
| | 100 kHz mode | | 250 | _ | _ | ns | 1.8V - 5.5V (I-Temp) | | |
| | 400 kHz mode | | 100 | _ | _ | ns | 2.7V – 5.5V (I-Temp) | | |
| | 1.7 MHz mode | | 0.01 | _ | | μs | 4.5V – 5.5V (E-Temp) | | |
| 92 | STOP Condition Setup Time: | Tsu:sto | | <u> </u> | 1 | | 1 - 1-7 | | |
| | 100 kHz mode | | 4.0 | _ | I — | μs | 1.8V - 5.5V (I-Temp) | | |
| | 400 kHz mode | | 0.6 | _ | | μs | 2.7V – 5.5V (I-Temp) | | |
| | 1.7 MHz mode | | 0.16 | _ | _ | μs | 4.5V – 5.5V (E-Temp) | | |

Note 1: This parameter is characterized, not 100% tested.

2: CB is specified to be from 10 to 400 pF.

TABLE 2-2: I²C™ BUS DATA REQUIREMENTS (SLAVE MODE) (CONTINUED)

| I ² C™ A | C Characteristics | Operating Conditions (unless otherwise indicated): $1.8V \le VDD \le 5.5V \text{ at } -40^{\circ}C \le TA \le +85^{\circ}C \text{ (I-Temp)}$ $4.5V \le VDD \le 5.5V \text{ at } -40^{\circ}C \le TA \le +125^{\circ}C \text{ (E-Temp)} \text{ (Note 1)}$ RPU (SCL, SDA) = 1 k Ω , CL (SCL, SDA) = 135 pF | | | | | | | |
|---------------------|--|---|-----|-----|------|-------|-----------------------|--|--|
| Param No. | Characteristic | Sym | Min | Тур | Max | Units | Conditions | | |
| 109 | Output Valid From Clock: | Таа | | | | | | | |
| | 100 kHz mode | | _ | _ | 3.45 | μs | 1.8V - 5.5V (I-Temp) | | |
| | 400 kHz mode | | _ | _ | 0.9 | μs | 2.7V - 5.5V (I-Temp) | | |
| | 1.7 MHz mode | | _ | _ | 0.18 | μs | 4.5V – 5.5V (E-Temp) | | |
| 110 E | Bus Free Time: | TBUF | | | | | | | |
| | 100 kHz mode | | 4.7 | _ | _ | μs | 1.8V - 5.5V (I-Temp) | | |
| | 400 kHz mode | | 1.3 | _ | _ | μs | 2.7V - 5.5V (I-Temp) | | |
| | 1.7 MHz mode | | N/A | _ | N/A | μs | 4.5V – 5.5V (E-Temp) | | |
| | Bus Capacitive Loading: | Св | | | | | | | |
| | 100 kHz and 400 kHz | | _ | _ | 400 | рF | (Note 1) | | |
| | 1.7 MHz | | _ | _ | 100 | рF | (Note 1) | | |
| | Input Filter Spike Suppression: (SDA and SCL) | TSP | | | | | | | |
| | 100 kHz and 400 kHz | | | _ | 50 | ns | | | |
| | 1.7 MHz | | _ | _ | 10 | ns | Spike suppression off | | |

Note 1: This parameter is characterized, not 100% tested.

2: CB is specified to be from 10 to 400 pF.

FIGURE 2-5: SPI™ INPUT TIMING




FIGURE 2-6: SPI™ OUTPUT TIMING




TABLE 2-3: SPI™ INTERFACE AC CHARACTERISTICS

| SPI™ Int | terface AC Characteristics | Operating Conditions (unless otherwise indicated): $1.8V \le VDD \le 5.5V$ at $-40^{\circ}C \le TA \le +85^{\circ}C$ (I-Temp) $4.5V \le VDD \le 5.5V$ at $-40^{\circ}C \le TA \le +125^{\circ}C$ (E-Temp) (Note 1) | | | | | | | |
|--------------|----------------------------|--|-----|-----|-----|-------|----------------------|--|--|
| Param No. | Characteristic | Sym | Min | Тур | Max | Units | Conditions | | |
| | Clock Frequency | FCLK | _ | _ | 5 | MHz | 1.8V - 5.5V (I-Temp) | | |
| | | | _ | _ | 10 | MHz | 2.7V - 5.5V (I-Temp) | | |
| | | | _ | _ | 10 | MHz | 4.5V – 5.5V (E-Temp) | | |
| 1 | CS Setup Time | Tcss | 50 | _ | _ | ns | | | |
| 2 | CS Hold Time | Tcsh | 100 | _ | _ | ns | 1.8V - 5.5V (I-Temp) | | |
| | | | 50 | _ | _ | ns | 2.7V - 5.5V (I-Temp) | | |
| | | | 50 | _ | _ | ns | 4.5V – 5.5V (E-Temp) | | |
| 3 | CS Disable Time | TCSD | 100 | _ | _ | ns | 1.8V - 5.5V (I-Temp) | | |
| | | | 50 | _ | _ | ns | 2.7V - 5.5V (I-Temp) | | |
| | | | 50 | _ | _ | ns | 4.5V – 5.5V (E-Temp) | | |
| 4 | Data Setup Time | Tsu | 20 | _ | | ns | 1.8V - 5.5V (I-Temp) | | |
| | | | 10 | _ | | ns | 2.7V – 5.5V (I-Temp) | | |
| | | | 10 | _ | | ns | 4.5V – 5.5V (E-Temp) | | |
| 5 | Data Hold Time | THD | 20 | _ | | ns | 1.8V - 5.5V (I-Temp) | | |
| | | | 10 | _ | _ | ns | 2.7V - 5.5V (I-Temp) | | |
| | | | 10 | _ | | ns | 4.5V – 5.5V (E-Temp) | | |
| 6 | CLK Rise Time | Tr | _ | _ | 2 | μs | Note 1 | | |
| 7 | CLK Fall Time | TF | _ | _ | 2 | μs | Note 1 | | |
| 8 | Clock High Time | Тні | 90 | _ | _ | ns | 1.8V - 5.5V (I-Temp) | | |
| | | | 45 | _ | _ | ns | 2.7V - 5.5V (I-Temp) | | |
| | | | 45 | _ | _ | ns | 4.5V - 5.5V (E-Temp) | | |

Note 1: This parameter is characterized, not 100% tested.

2: Tv = 90 ns (max) when address pointer rolls over from address 0x0A to 0x00.

TABLE 2-3: SPI™ INTERFACE AC CHARACTERISTICS (CONTINUED)

| SPI™ Int | erface AC Characteristics | Operating Conditions (unless otherwise indicated): $1.8V \le VDD \le 5.5V$ at $-40^{\circ}C \le TA \le +85^{\circ}C$ (I-Temp) $4.5V \le VDD \le 5.5V$ at $-40^{\circ}C \le TA \le +125^{\circ}C$ (E-Temp) (Note 1) | | | | | | | | |
|--------------|-----------------------------|--|-----|------------|-----|----|----------------------|--|--|--|
| Param No. | Characteristic | Sym | Min | Conditions | | | | | | |
| 9 | Clock Low Time | TLO | 90 | _ | _ | ns | 1.8V – 5.5V (I-Temp) | | | |
| | | | 45 | _ | _ | ns | 2.7V – 5.5V (I-Temp) | | | |
| | | | 45 | _ | _ | ns | 4.5V – 5.5V (E-Temp) | | | |
| 10 | Clock Delay Time | TCLD | 50 | _ | _ | ns | | | | |
| 11 | Clock Enable Time | TCLE | 50 | _ | _ | ns | | | | |
| 12 | Output Valid from Clock Low | Tv | _ | _ | 90 | ns | 1.8V - 5.5V (I-Temp) | | | |
| | | | 1 | _ | 45 | ns | 2.7V – 5.5V (I-Temp) | | | |
| | | | | _ | 45 | ns | 4.5V – 5.5V (E-Temp) | | | |
| 13 | Output Hold Time | Тно | 0 | _ | _ | ns | | | | |
| 14 | Output Disable Time | Tois | _ | _ | 100 | ns | | | | |

Note 1: This parameter is characterized, not 100% tested.

2: Tv = 90 ns (max) when address pointer rolls over from address 0x0A to 0x00.

FIGURE 2-7: GPIO AND INT TIMING




TABLE 2-4: GP AND INT PINS

| AC Chara | Operating Conditions (unless otherwise indicated): $1.8V \le VDD \le 5.5V$ at $-40^{\circ}C \le TA \le +85^{\circ}C$ (I-Temp) $4.5V \le VDD \le 5.5V$ at $-40^{\circ}C \le TA \le +125^{\circ}C$ (E-Temp) (Note 1) | | | | | | |
|--------------|--|---------|-----|-----|-----|-------|------------|
| Param No. | Characteristic | Sym | Min | Тур | Max | Units | Conditions |
| 50 | Serial data to output valid | Tgpov | _ | _ | 500 | ns | |
| 51 | Interrupt pin disable time | TINTD | _ | _ | 450 | ns | |
| 52 | GP input change to register valid | TGPIV | _ | _ | 450 | ns | |
| 53 | IOC event to INT active | TGPINT | _ | _ | 500 | ns | |
| | Glitch Filter on GP Pins | TGLITCH | | _ | 150 | ns | |

Note 1: This parameter is characterized, not 100% tested

NOTES:


3.0 PACKAGING INFORMATION

3.1 Package Marking Information







18-Lead SOIC (300 mil)




20-Lead SSOP




Example:



Example:



Example:



Legend: XX...X Customer-specific information

Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')

NNN Alphanumeric traceability code


e3 Pb-free JEDEC designator for Matte Tin (Sn)

This package is Pb-free. The Pb-free JEDEC designator (e3)

can be found on the outer packaging for this package.

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

18-Lead Plastic Dual In-line (P) - 300 mil (PDIP)




| | Units | | INCHES* | | N | IILLIMETERS | 3 |
|----------------------------|--------|------|---------|------|-------|-------------|-------|
| Dimension | Limits | MIN | NOM | MAX | MIN | NOM | MAX |
| Number of Pins | n | | 18 | | | 18 | |
| Pitch | р | | .100 | | | 2.54 | |
| Top to Seating Plane | Α | .140 | .155 | .170 | 3.56 | 3.94 | 4.32 |
| Molded Package Thickness | A2 | .115 | .130 | .145 | 2.92 | 3.30 | 3.68 |
| Base to Seating Plane | A1 | .015 | | | 0.38 | | |
| Shoulder to Shoulder Width | Е | .300 | .313 | .325 | 7.62 | 7.94 | 8.26 |
| Molded Package Width | E1 | .240 | .250 | .260 | 6.10 | 6.35 | 6.60 |
| Overall Length | D | .890 | .898 | .905 | 22.61 | 22.80 | 22.99 |
| Tip to Seating Plane | L | .125 | .130 | .135 | 3.18 | 3.30 | 3.43 |
| Lead Thickness | С | .008 | .012 | .015 | 0.20 | 0.29 | 0.38 |
| Upper Lead Width | B1 | .045 | .058 | .070 | 1.14 | 1.46 | 1.78 |
| Lower Lead Width | В | .014 | .018 | .022 | 0.36 | 0.46 | 0.56 |
| Overall Row Spacing § | eB | .310 | .370 | .430 | 7.87 | 9.40 | 10.92 |
| Mold Draft Angle Top | α | 5 | 10 | 15 | 5 | 10 | 15 |
| Mold Draft Angle Bottom | β | 5 | 10 | 15 | 5 | 10 | 15 |

Notes:
Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

JEDEC Equivalent: MS-001
Drawing No. C04-007

^{*} Controlling Parameter § Significant Characteristic

18-Lead Plastic Small Outline (SO) - Wide, 300 mil (SOIC)




| | Units | | INCHES* | | N | ILLIMETERS | 3 |
|--------------------------|----------|------|---------|------|-------|------------|-------|
| Dimension | n Limits | MIN | NOM | MAX | MIN | NOM | MAX |
| Number of Pins | n | | 18 | | | 18 | |
| Pitch | р | | .050 | | | 1.27 | |
| Overall Height | Α | .093 | .099 | .104 | 2.36 | 2.50 | 2.64 |
| Molded Package Thickness | A2 | .088 | .091 | .094 | 2.24 | 2.31 | 2.39 |
| Standoff § | A1 | .004 | .008 | .012 | 0.10 | 0.20 | 0.30 |
| Overall Width | Е | .394 | .407 | .420 | 10.01 | 10.34 | 10.67 |
| Molded Package Width | E1 | .291 | .295 | .299 | 7.39 | 7.49 | 7.59 |
| Overall Length | D | .446 | .454 | .462 | 11.33 | 11.53 | 11.73 |
| Chamfer Distance | h | .010 | .020 | .029 | 0.25 | 0.50 | 0.74 |
| Foot Length | L | .016 | .033 | .050 | 0.41 | 0.84 | 1.27 |
| Foot Angle | ф | 0 | 4 | 8 | 0 | 4 | 8 |
| Lead Thickness | С | .009 | .011 | .012 | 0.23 | 0.27 | 0.30 |
| Lead Width | В | .014 | .017 | .020 | 0.36 | 0.42 | 0.51 |
| Mold Draft Angle Top | α | 0 | 12 | 15 | 0 | 12 | 15 |
| Mold Draft Angle Bottom | β | 0 | 12 | 15 | 0 | 12 | 15 |

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed

.010" (0.254mm) per side. JEDEC Equivalent: MS-013 Drawing No. C04-051

^{*} Controlling Parameter § Significant Characteristic

20-Lead Plastic Shrink Small Outline (SS) - 209 mil Body, 5.30 mm (SSOP)



| | Units | | INCHES | | М | ILLIMETERS* | | | |
|--------------------------|-------|------|--------|------|------|-------------|------|--|--|
| Dimension Lir | nits | MIN | NOM | MAX | MIN | NOM | MAX | | |
| Number of Pins | n | | 20 | | | 20 | | | |
| Pitch | р | | .026 | | | 0.65 | | | |
| Overall Height | Α | - | - | .079 | - | - | 2.00 | | |
| Molded Package Thickness | A2 | .065 | .069 | .073 | 1.65 | 1.75 | 1.85 | | |
| Standoff | A1 | .002 | - | - | 0.05 | - | - | | |
| Overall Width | E | .291 | .307 | .323 | 7.40 | 7.80 | 8.20 | | |
| Molded Package Width | E1 | .197 | .209 | .220 | 5.00 | 5.30 | 5.60 | | |
| Overall Length | D | .272 | .283 | .289 | .295 | 7.20 | 7.50 | | |
| Foot Length | L | .022 | .030 | .037 | 0.55 | 0.75 | 0.95 | | |
| Lead Thickness | С | .004 | - | .010 | 0.09 | - | 0.25 | | |
| Foot Angle | f | 0° | 4° | 8° | 0° | 4° | 8° | | |
| Lead Width | В | .009 | - | .015 | 0.22 | - | 0.38 | | |

*Controlling Parameter

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

JEDEC Equivalent: MO-150

Drawing No. C04-072

Revised 11/03/03

APPENDIX A: REVISION HISTORY

Revision B (February 2005)

The following is the list of modifications:

- Section 1.6 "Configuration and Control Registers". Added Hardware Address Enable (HAEN) bit to Table 1-3.
- 2. Section 1.6.6 "Configuration (IOCON) Register". Added Hardware Address Enable (HAEN) bit to Register 1-6.

Revision A (December 2004)

Original Release of this Document.

NOTES:

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

| PART NO. | - <u>X</u> / <u>XX</u> | Examples: |
|----------------------|--|--|
| Device - | Temperature Package | a) MCP23008-E/P: Extended Temp., 18LD PDIP package. |
| | Range | b) MCP23008-E/SO: Extended Temp., 18LD SOIC package. |
| Device | MCP23008: 8-Bit I/O Expander w/ I ² C™ Interface MCP23008T: 8-Bit I/O Expander w/ I ² C Interface (Tape and Reel) | c) MCP23008T-E/SO: Tape and Reel, Extended Temp., 18LD SOIC package. |
| | MCP23S08: 8-Bit I/O Expander w/ SPI™ Interface MCP23S08T: 8-Bit I/O Expander w/ SPI Interface | d) MCP23008-E/SS: Extended Temp., 20LD SSOP package. |
| | (Tape and Reel) | e) MCP23008T-E/SS: Tape and Reel, Extended Temp., 20LD SSOP package. |
| Temperature Range | $E = -40^{\circ}C \text{ to } +125^{\circ}C \text{ (Extended) }^{*}$ | a) MCP23S08-E/P: Extended Temp., 18LD PDIP package. |
| | * While these devices are only offered in the "E" temperature range, the device will operate at different voltages and temperatures as identified in the | b) MCP23S08-E/SO: Extended Temp., 18LD SOIC package. |
| | Section 2.0 "Electrical Characteristics". | c) MCP23S08T-E/SO: Tape and Reel, Extended Temp., 18LD SOIC package. |
| Package | P = Plastic DIP (300 mil Body), 18-Lead SO = Plastic SOIC (300 mil Body), 18-Lead SS = SSOP, (209 mil Body, 5.30 mm), 20-Lead | d) MCP23S08-E/SS: Extended Temp., 20LD SSOP package. |
| | | e) MCP23S08T-E/SS: Tape and Reel, Extended Temp., |
| | | 20LD SSOP package. |

NOTES:

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WAR-RANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed. implicitly or otherwise, under any Microchip intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KEELOQ, microID, MPLAB, PIC, PICmicro, PICSTART, PRO MATE, PowerSmart, rfPIC, and SmartShunt are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AmpLab, FilterLab, Migratable Memory, MXDEV, MXLAB, PICMASTER, SEEVAL, SmartSensor and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, dsPICDEM, dsPICDEM.net, dsPICworks, ECAN, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, MPASM, MPLIB, MPLINK, MPSIM, PICkit, PICDEM, PICDEM.net, PICLAB, PICtail, PowerCal, PowerInfo, PowerMate, PowerTool, rfLAB, rfPICDEM, Select Mode, Smart Serial, SmartTel, Total Endurance and WiperLock are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

 $\ensuremath{\mathsf{SQTP}}$ is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2005, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

Microchip received ISO/TS-16949:2002 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona and Mountain View, California in October 2003. The Company's quality system processes and procedures are for its PICmicro® 8-bit MCUs, KEELOO® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200

Fax: 480-792-7277 Technical Support:

http://support.microchip.com

Web Address: www.microchip.com

Atlanta

Alpharetta, GA Tel: 770-640-0034 Fax: 770-640-0307

Boston

Westford, MA Tel: 978-692-3848 Fax: 978-692-3821

Chicago

Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Dallas

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit

Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo

Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

San Jose

Mountain View, CA Tel: 650-215-1444 Fax: 650-961-0286

Toronto

Mississauga, Ontario,

Canada

Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing

Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

China - Chengdu

Tel: 86-28-8676-6200 Fax: 86-28-8676-6599

China - Fuzhou

Tel: 86-591-8750-3506 Fax: 86-591-8750-3521

China - Hong Kong SAR

Tel: 852-2401-1200 Fax: 852-2401-3431

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang

Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen

Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Shunde

Tel: 86-757-2839-5507 Fax: 86-757-2839-5571

China - Qingdao

Tel: 86-532-502-7355 Fax: 86-532-502-7205

ASIA/PACIFIC

India - Bangalore

Tel: 91-80-2229-0061 Fax: 91-80-2229-0062

India - New Delhi

Tel: 91-11-5160-8631 Fax: 91-11-5160-8632

Japan - Kanagawa

Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Seoul

Tel: 82-2-554-7200 Fax: 82-2-558-5932 or

82-2-558-5934

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Kaohsiung

Tel: 886-7-536-4818 Fax: 886-7-536-4803

Taiwan - Taipei

Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Taiwan - Hsinchu

Tel: 886-3-572-9526 Fax: 886-3-572-6459

EUROPE

Austria - Weis

Tel: 43-7242-2244-399 Fax: 43-7242-2244-393

Denmark - Ballerup

Tel: 45-4450-2828 Fax: 45-4485-2829

France - Massy

Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Ismaning

Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan

Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399

Fax: 31-416-690340 **England - Berkshire**

Tel: 44-118-921-5869 Fax: 44-118-921-5820 This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.