April 1999

National Semiconductor

LM1281 85 MHz RGB Video Amplifier System with On Screen Display (OSD)

General Description

The LM1281 is a full feature video amplifier with OSD inputs, all within a 28-pin package. This part is intended for use in monitors with resolutions up to 1024 x 768. The video section of the LM1281 features three matched video amplifiers with blanking. All of the video amplifier adjustments feature high input impedance 0V to 4V DC controls, providing easy interfacing to bus controlled alignment systems. The OSD section features three TTL inputs and a DC contrast control. The switching between the OSD and video section is controlled by a single TTL input. Although the OSD signals are TTL inputs, these signals are internally processed to match the OSD logic low level to the video black level. When adjusting the drive controls for color balance of the video signal, the color balance of the OSD display will track these color adjustments. The LM1281 also features an internal spot killer circuit to protect the CRT when the monitor is turned off. For applications without OSD insertion please refer to the LM1205 or LM1208 data sheets.


Features

 Three wideband video amplifiers 85 MHz @ -3 dB (4 V_{PP} output)

- TTL OSD inputs, 50 MHz bandwidth
- On chip blanking, outputs under 0.1 V when blanked
- High speed Video/OSD switch
- Independent drive control for each channel for color
- balance
 0V to 4V, high impedance DC contrast control with over 40 dB range
- OV to 4V, high impedance DC drive control (0 dB to -12 dB range)
- 0V to 4V, high impedance DC OSD contrast control with over 40 dB range
- Capable of 7 V_{PP} output swing (slight reduction in bandwidth)
- Output stage directly drives most hybrid or discrete CRT drivers

Applications

 High resolution RGB CRT monitors requiring OSD capability



© 1999 National Semiconductor Corporation DS012355

Absolute Maximum Ratings (Note 1)

.

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage Pins 6, 9, and 22	15V
Peak Video Output Source Current (Any One Amp) Pins 18, 20, and 23	28 mA
Voltage at Any Input Pin (VIN)	$V_{CC} \geq V_{IN} \geq GND$
Power Dissipation (P_D) (Above 25°C Derate based on θ_{JA} and T_J)	2.5W

Thermal Resistance (θ_{JA})	50°C/W
Junction Temperature (T _J)	150°C
ESD Susceptibility (Note 4)	2 kV
Storage Temperature	–65°C to +150°C
Lead Temperature (Soldering, 10 sec.)	265°C

Operating Rating (Note 2)

Temperature Range:	-20°C to +70°C
Supply Voltage (V _{CC})	$11.4V \le V_{CC} \le 12.6V$

DC Electrical Characteristics

See DC Test Circuit (*Figure 5*), $T_A = 25^{\circ}C$; $V_{CC1} = V_{CC2} = 12V$; $V_{13} = 4V$; $V_{14} = 4V$; $V_{16} = 4V$; $V_{drive} = 4V$; $V_4 = 0V$; $V_{15} = 0V$; $V_{25} = 1V$ unless otherwise stated

Symbol	Parameter	Conditions	Typical (Note 5)	Limit (Note 6)	Units
Is	Supply Current	$V_{CC1} + V_{CC2}, R_L = \infty$ (Note 7)	95	120	mA (max)
R _{IN}	Video Input Resistance	Any One Amplifier	100		kΩ
V _{15I}	Clamp Gate Low Input Voltage	Clamp Comparators On	1.2	0.8	V (max)
V _{15h}	Clamp Gate High Input Voltage	Clamp Comparators Off	1.6	2.0	V (min)
I ₁₅₁	Clamp Gate Low Input Current	V ₁₅ = 0V	-1.5	-5.0	μA (max)
I _{15h}	Clamp Gate High Input Current	V ₁₅ = 12V	0.01	1.0	μA (max)
V _{16I}	Blank Gate Low Input Voltage	Blank Gate On	1.2	0.8	V (max)
V _{16h}	Blank Gate High Input Voltage	Blank Gate Off	1.6	2.0	V (min)
I ₁₆₁	Blank Gate Low Input Current	$V_{16} = 0V$	-8	-11	μA (max)
I _{16h}	Blank Gate High Input Current	V ₁₆ = 12V	0.01	1.0	μA (max)
V ₁₂	Reference Voltage		2.0		V
I _{vid-clamp}	Video Input Cap Charge Current	Clamp Comparators On	±750	±450	μA (min)
I _{vid-bias}	Video Input Cap Bias Discharge Current	Clamp Comparators Off	±750		nA
I _{out-clamp}	Output Clamp Cap Charge Current	Clamp Comparators On	±750	±450	μA (min)
l _{out-bias}	Output Clamp Cap Bias Discharge Current	Clamp Comparators Off	750		nA
V _{OL}	Video Output Low Voltage	V ₂₅ = 0V	50	100	mV (max)
V _{он}	Video Output High Voltage	V ₂₅ = 10V	7.5	7	V (min)
V _{O(1V)}	Video Black Level Output Voltage	V ₂₅ = 1V	1.2		V (Note 8)
$\Delta V_{O(1V)}$	Video ∆Black Level Output Voltage	Between Any Two Amplifiers, $V_{25} = 1V$	±20	±250	mV (max)
V _{OL} (blanked)	Video Output Blanked Voltage	Blank Gate On	100	500	mV (max)
I _{13,14, 26, 27, or} 28	Contrast/Drive Control Input Current	$V_{contrast} = V_{Drive} = 0V \text{ to } 4V$	-125	-500	nA (max)
I ₂₅	Cut-Off Control Input Current	V ₂₅ = 0V to 4V	-1.0	1.5	μA (max)
V _{spot}	Spot Killer Voltage	V _{CC} Adjusted to Activate	10.6	11.2	V

Symbol Parameter		Conditions	Typical (Note 5)	Limit (Note 6)	Units
A _{V max}	Video Amplifier Gain	V ₁₃ = 4V, V _{IN} = 400 mV _{PP}	10.0	7.0	V/V (min)
		V _{drive} = 4V	20.0	16.9	dB (min)
ΔA _{V 2V}	Contrast Attenuation @ 2V Ref: A _V max, V ₁₃ = 2V		-6		dB
ΔA _{V 0.25V}	Contrast Attenuation @ 0.25V	Ref: A _V max, V ₁₃ = 0.25V	-40		dB
∆Drive _{2V}	Drive Attenuation @ 2V	Ref: A _V max, V _{drive} = 2V	-4.5		dB
$\Delta Drive_{0.25V}$	Drive Attenuation @ 0.25V	Ref: A_V max, $V_{drive} = 0.25V$ -11			dB
A _{V match}	Absolute Gain Match @ Av max	V ₁₃ = 4V, V _{drive} = 4V (Note 9)	±0.3		dB
A _{V track}	Gain Change between Amplifiers	tween Amplifiers $V_{13} = 4V$ to 2V (Notes 9, 10) ± 0.2			dB
THD	Video Amplifier Distortion	$V_{O} = 1 V_{PP}, f = 10 \text{ kHz}$	= 10 kHz 1		%
f(-3 dB)	Video Amplifier Bandwidth (Notes 11, 12)	$V_{13} = 4V, V_{drive} = 3V,$ $V_{O} = 4 V_{PP}$	85		MHz
t _r (Video)	Video Output Rise Time (Note 11)	$V_{O} = 4 V_{PP}$	3.5		ns
t _f (Video)	Video Output Fall Time (Note 11)	$V_{O} = 4 V_{PP}$	4.5		ns
V _{sep} 10 kHz	Video Amplifier 10 kHz Isolation	V ₁₃ = 4V (Note 13)	-70		dB
V _{sep} 10 MHz	Video Amplifier 10 MHz Isolation	V ₁₃ = 4V (Notes 11, 13)	-50		dB
t _r (Blank)	Blank Output Rise Time (Note 11)	Blank Output = 1 V _{PP}	8		ns
t _f (Blank)	Blank Output Fall Time (Note 11)	Blank Output = 1 V _{PP}	14		ns
t _{r-prop} (Blank)	End of Blanking Propagation Delay	Blank Output = 1 V _{PP}	23		ns
t _{f-prop} (Blank)	Start of Blanking Propagation Delay	Blank Output = 1 V _{PP}	20		ns
T _{pw} (Clamp)	Back Porch Clamp Pulse Width	(Note 14)		200	ns (min)

Г

Symbol	Parameter	Conditions	Typical (Note 5)	Limit (Note 6)	Units
V _{OSDI}	OSD Input Low Input Voltage		1.2	0.4	V (max
V _{OSDh}	OSD Input High Input Voltage		1.6	2.0	V (min
V _{4I}	OSD Select Low Input Voltage	Video Inputs are Selected	1.2	0.8	V (max
V _{4h}	OSD Select High Input Voltage	OSD Inputs are Selected	1.6	2.0	V (min
I ₄₁	OSD Select Low Input Current	$V_4 = 0V$	-3.0	-5.0	μA (ma
l _{4h}	OSD Select High Input Current	V ₄ = 12V	0.01	2.0	μA (mir
$\Delta V_{O-OSD(1V)}$	OSD \triangle Black Level Output Voltage, Difference from Video Output		±85	±175	mV (ma
V _{OSD-out}	SD-out OSD Output Voltage V _{PP} V ₁₄ = 4V, V _{Drive} = 2V		4.5		V _{PP}
ΔV _{OSD-out}	OSD Output V _{PP} Attenuation	V ₁₄ = 2V, V _{Drive} = 2V	50	30	% (mir
∆V _{OSD-out match}	Output Match between Channels	$V_{14} = 4V, V_{Drive} = 2V$	±2.0		%
V _{OSD-out track}	Output Variation between Channels	$V_{14} = 4V$ to 2V, $V_{Drive} = 2V$	±3.5		%
t _r (OSD S)	Video to OSD Switch Time (Note 11)	$V_1 = V_2 = V_3 = 4V$ (Note 16)	4		ns
t _f (OSD S)	OSD to Video Switch Time (Note 11)	$V_1 = V_2 = V_3 = 4V$ (Note 16)	11		ns
t _{r-prop} (OSD S)	r_{op} (OSD S) Video to OSD Propagation Delay $V_1 = V_2 = V_3 = V_{13} = V_{13}$		11		ns
t _{f-prop} (OSD S)	OSD to Video Propagation Delay	$V_1 = V_2 = V_3 = V_{13} = V_{14} = 4V$	12		ns
t _r (OSD)	OSD Rise Time at V _O (Note 11)	V ₁₄ = 4V; V ₂₅ = 1V	4		ns
t _f (OSD)	OSD Fall Time at V _O (Note 11)	V ₁₄ = 4V; V ₂₅ = 1V	10		ns
t _{r-prop} (OSD)	Starting OSD Propagation Delay	$V_{14} = 4V; V_{25} = 1V$	6.5		ns
t _{f-prop} (OSD)	Ending OSD Propagation Delay	V ₁₄ = 4V; V ₂₅ = 1V	9		ns
V _{feed} 10 kHz	Video Feedthrough into OSD	$V_{14} = 4V; V_{25} = 1V;$ $V_1 = V_2 = V_3 = 0V$	-70		dB
V _{feed} 10 MHz	Video Feedthrough into OSD	$V_{14} = 4V; V_{25} = 1V;$ $V_1 = V_2 = V_3 = 0V$	-60		dB

grade when the device is not operated under the listed test conditions.

Note 3: V_{CC} supply pins 6, 9, and 22 must be externally wired together to prevent internal damage during V_{CC} power on/off cycles.

Note 4: Human body model, 100 pF discharged through a 1.5 k Ω resistor.

Note 5: Typical specifications are specified at +25°C and represent the most likely parametric norm.

Note 6: Tested limits are guaranteed to National's AOQL (Average Outgoing Quality Level).

Note 7: The supply current specified is the quiescent current for V_{CC1} and V_{CC2} with $R_L = \infty$, see Figure 5's test circuit. The supply current for V_{CC2} (pin 22) also depends on the output load. With video output at 1V DC, the additional current through V_{CC2} is 8 mA for Figure 5's test circuit.

Note 8: Output voltage is dependent on load resistor. Test circuit uses R_L = 390 Ω .

Note 9: Measure gain difference between any two amplifiers. V_{IN} = 400 mV_{PP}.

Note 10: ΔA_V track is a measure of the ability of any two amplifiers to track each other and quantifies the matching of the three attenuators. It is the difference in gain change between any two amplifiers with the contrast voltage (V₁₃) at either 4V or 2V measured relative to an A_V max condition, V₁₃ = 4V. For example, at A_V max the three amplifiers' gains might be 17.1 dB, 16.9 dB, and 16.8 dB and change to 11.2 dB, 10.9 dB and 10.7 dB respectively for V₁₃ = 2V. This yields the measured typical ±0.1 dB channel tracking.

Note 11: When measuring video amplifier bandwidth or pulse rise and fall times, a double sided full ground plane printed circuit board without socket is recommended. Video amplifier 10 MHz isolation test also requires this printed circuit board. The reason for a double sided full ground plane PCB is that large measurement variations occur in single sided PCBs.

Note 12: Adjust input frequency from 10 MHz (Av max reference level) to the -3 dB corner frequency (f-3 dB).


Note 13: Measure output levels of the other two undriven amplifiers relative to the driven amplifier to determine channel separation. Terminate the undriven amplifier inputs to simulate generator loading. Repeat test at f_{IN} = 10 MHz for V_{sep 10 MHz}.


Note 14: A minimum pulse width of 200 ns is guaranteed for a horizontal line of 15 kHz. This limit is guaranteed by design. If a lower line rate is used a longer clamp pulse may be required.


Note 15: During the AC test the 4V DC level is the center voltage of the AC output signal. For example, if the output is 4 V_{PP} the signal will swing between 2V DC and 6V DC.


Note 16: When $V_1 = V_2 = V_3 = 0V$ and the video input is 0.7V, then t_r (OSD) = 11 ns and t_l (OSD) = 4 ns. The Video Output waveform will be inverted from the one shown in *Figure 3*. Thus t_r (OSD) is actually a fall time and t_l (OSD) is actually a rise time in this condition.


.











Pin No.	Pin Name	Schematic	Description
1 2 3	Red OSD Input Green OSD Input Blue OSD Input	OSD Input	These inputs accept standard TTL inputs. Eac color is either fully on (logic high) or fully off (logic low). Connect unused pins to ground with a 47k resistor.
4	Video/OSD Switch	Video/OSD Switch	This input accepts a standard TTL input. H = OSD L = Video Connect to ground with a 47k resistor when not using OSD.
5 8 11	Red Video In Green Video In Blue Video In	Video Input Used to Clamp Input DC Black Level	Video inputs. These inputs must be AC Coupled with a minimum of a 1 μ F cap, 10 μ F is preferred. DC restoration is done at these inputs. A series resistor of about 33 Ω should also be used.
6 9	V _{CC1}	· · ·	Power supply pins (excluding output stage)
7 10 21	Ground		Ground pins. All grounds are internally connected and must also be connected on the PCB.
12	V _{REF}		Pin used for additional filter capacitor to internal reference. The voltage at this pin is 2.0V.
13 14 26 27 28	Video Contrast OSD Constrast Blue Drive Green Drive Red Drive	5.3V 50 µA	Contrast control pins: 4V — no attenuation 0V — over 60 dB attenuation Drive control pins: 4V — no attenuation 0V — 12 dB attenuation
15 16	Clamp Gate Blank Gate	Clamp/Blank Gate	Both pins accept TTL inputs and are active low. The clamp gate provides DC restoration the video signal. The blank gate forces the video outputs to below 200 mV.
17 19 24	Blue Clamp Cap Green Clamp Cap Red Clamp Cap	V VCc1 Clamp Cap	The external clamp cap is charged and discharged to the correction voltage needed for DC restoration. 0.1 μ F is the recommended value.

www.national.com

10

Pin No.	Pin Name	Schematic	Description
18 20 23	Blue Video Out Green Video Out Red Video Out	V _{CC2} 50Ω Video Output	Video output. For proper black level the outpu must drive 390Ω impedance.
22	V _{CC2}		Power supply pin for the output stage. There are no internal connections to V _{CC1}
25	RGB Cutoff Adjust	Cutoff Cutoff	Sets the black level of the video outputs to all three channels. Range is 0V to 4V. Minimum black level is limited to about 300 mV.

Functional Description

Figure 1 on the front page shows the block diagram of the LM1281 along with the pinout of the IC. Each channel receives both a video signal and an OSD signal at its input amplifier (-A1). The Video/OSD Switch signal also goes to the input amplifiers, controlling whether the video or the OSD signal passes through the LM1281. Both the OSD inputs and the Video/OSD Switch accept standard TTL signals. If video is selected then a TTL low is applied to pin 4, for OSD a TTL high needs to be applied. When the OSD feature is not used, then pin 4 needs to be connected to ground via a 47k resistor. Although the OSD input signal is a TTL signal, the input amplifier processes this signal to match the video levels. A TTL high signal will be at the video white level and a TTL low signal will typically be within 100 mV of the video black level. Note that by using the LM1281 the monitor designer connects the OSD input signals directly to the IC with NO signal processing

DC restoration is performed on the video inputs to the LM1281. Remember video inputs are always AC coupled to the video pre-amp. There is no DC standard for the video input, therefore AC coupling the video inputs is necessary for proper operation of the monitor. A minimum capacitance of 1 μ F is recommended at the video input pins. The preferred value is 10 μ F. Part of the signal processing of the TTL OSD inputs is matching the black level of the OSD signal (TTL low) to the black level of the video signal. With AC coupling of the video inputs, DC restoration must be done at the input to perform the black level matching.

The next stage in the LM1281 is the Contrast Attenuation. Both the video and OSD contrast controls go to this stage. For easy interfacing to 5V DACs all control inputs, including these two controls, use a 0V to 4V range. Both contrast controls give no attenuation at 4V and full attenuation (over -50 dB) at 0V. The video and OSD contrast adjustments are completely independent of each other, allowing the user to set the desired contrast of the OSD window without affecting the video portion of the display. There is only one output from this section, any adjustments on the signal path beyond the contrast stage affects both the video signal and the OSD signal.

Following the Contrast Attenuation block is the Drive Attenuation. By having the Drive Attenuation past the contrast stage, any adjustment made on the video signal will **equally** affect the OSD signal. This configuration simplifies the white level adjustment. When the white level of the video is adjusted then the OSD white level is automatically set. The only OSD adjustment necessary when using the LM1281 is the OSD contrast. Note that when performing the white level adjustments the video portion of the display must be used, because there are minor variations between the OSD levels and the video levels.

The output stage is the -A2 amplifier. This stage is similar to the LM1205 output stage, where the video output can be blanked to a level below the video black level. A blacker than black output during blanking provides the capability to blank at the cathodes of the CRT. This eliminates the need for using high voltage transistors at G1 of the CRT to perform the blanking function. When the outputs are blanked the LM1281 can still DC restore the video output signal by using the Clamp Gate. There is an internal feedback stage that does the DC restoration. In order to maintain the correct video levels based on this feedback loop, the video output of the LM1281 must be terminated with a 390Ω impedance. The required correction voltage for DC restoration is stored on the clamp cap. A value of 0.1 μF is recommended for the clamp cap. If the cap value is too small then there will be a tilt (shift) in the DC level of the video output during the horizontal scan. If the cap value is too large, then the DC restoration circuit may not be able to maintain the proper DC level of the video signal. Since DC restoration is also done at the video inputs, larger clamp cap values will be less of a problem with the LM1281 than with most other video preamps. The reference level for the DC restoration circuit is set at the RGB Cutoff Adjust pin (pin 25). Most monitor applications AC

Functional Description (Continued)

couple the preamp output to the cathode drivers. Therefore only one cutoff adjustment is provided, this is used primarily to optimize the operation of the cathode drivers.

Note that the Blank and Clamp Gates are active low. These pins are normally controlled by standard TTL signals. For video applications the Clamp Gate must be used. There are designs where the blank function may not be required. When the Blank Gate is not used, it must be tied high by a pullup resistor. A resistor value of 47k is acceptable, going to either 4V or 12V.

Gain of -A2 is controlled by the Drive Adjust pins. These are also 0V to 4V control voltages. 4V results in no attenuation at -A2, and 0V results in a -12 dB attenuation. The 12 dB adjustment range should provide more than enough adjustment for setting the white level. Note that a 12 dB range gives a 4 to 1 range in the output levels between the three channels.

Applications of the LM1281

A schematic for a demonstration board is shown in Figure 7. This board was used for the characterization of the LM1281. Note that a 33Ω resistor is in series with all inputs to the IC that receive external signals. These resistors are recommended to protect the IC from any sudden voltage surges that may result during the power up and power down modes, or when connecting the monitor to other equipment. The monitor designer should include these resistors in his design. If additional protection against ESD at the video inputs is necessary, then adding clamp diodes on the IC side of the 33Ω resistor is recommended; one to V_{CC1} and one to ground. Normally a designer may want to increase the value of the 33Ω resistor at pins 5, 8, and 11 for additional ESD protection at the video inputs. Remember that the input capacitor to the video inputs is also part of the DC restoration circuit. This circuit is depending on a maximum circuit resistance of about 110 Ω . The 33 Ω resistors should not be increased in value. The internal ESD protection and the external clamp diodes, one to +12V and the other to ground, will provide excellent ESD protection.

Interfacing to the OSD inputs is quite easy since the signal processing necessary to match the OSD signals to the video levels is done internally by the LM1281. However, proper design techniques must be followed in assuring that a good TTL signal is received at the LM1281. Ground bounce in the TTL signal can cause improper switching times, possibly with multiple switching. Such affects will result in degradation in the quality of the displayed OSD window. The final TTL stage needs to be located near the LM1281 to assure clean TTL signals. Propagation delay is another source capable of degrading the OSD display. The optimum condition is to have all OSD signals originate from one register, keeping the variation in the propagation delays under 5 ns. If the OSD feature is not used, or the lines may be disconnected for some testing operations, then the Video/OSD Switch pin (pin 4) must have a pull down resistor to ground to insure operation in the video mode. Using a 47k pull down resistor will keep this pin low, and provide enough resistance to where the pin can still be driven directly by a TTL signal. Pins 1 through 3 should also be terminated the same way, eliminating the potential to switch logic levels just from the noise at the open pins.

Figure 2 through *Figure 4* show the timing diagrams for the LM1281. When measuring propagation delays all TTL signals are measured at the time they cross 1.3V. The video

output is set to 4 $V_{\rm PP}.$ Propagation delay is measured when the output is half way in its transition (changed by 2V). Rise and fall times of the video output are measured between the 10% and 90% points of the transitions.

Board layout is always critical in a high frequency application such as using the LM1281. A poor layout can result in ringing of the video waveform after sudden transitions, or the part could actually oscillate. A good ground plane and proper routing of the +12V are important steps to a good PCB layout. The LM1281 can operate on a single sided board with a good layout. A ground plane is recommended and it is best to isolate the output stage grounds from the rest of the circuit. Also the two grounds should be connected together only at one point, ideally where the ground cable is connected to the board ground. Yes, all grounds are connected internally, but trace resistance can still allow for ground bounce, giving enough feedback for oscillations. The output stage power supply pin, pin 22, does not have an internal connection to the other power supply pins. This pin must be connected to the +12V supply, preferably with high frequency isolation. This is easily done with a ferrite bead between pin 22 and the +12V supply. Figures Figure 8 and Figure 9 show the waveform obtained with the LM1281 using the single sided demo board designed for this part.




FIGURE 8. LM1281 Rise Time





FIGURE 9. LM1281 Fall Time

References

Zahid Rahim, "Guide to CRT Video Design," Application Note 861, National Semiconductor Corp., Jan. 1993

Ott, Henry W. Noise Reduction Techniques in Electronic systems , John Wiley & Sons, New York, 1976



National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

This datasheet has been downloaded from:

www.DatasheetCatalog.com

Datasheets for electronic components.