

TEA2164S

SWITCH MODE POWER SUPPLY PRIMARY CIRCUIT

- POSITIVE AND NEGATIVE OUTPUT CURRENT UP TO 1.2A AND 1.7A
- A TWO LEVEL COLLECTOR CURRENT LIMI-TATION
- COMPLETE TURN OFF AFTER LONG DURA-TION OVERLOADS
- UNDER AND OVER VOLTAGE LOCK-OUT
- SOFT START BY PROGRESSIVE CURRENT LIMITATION
- DOUBLE PULSE SUPPRESSION
- BURST MODE OPERATION UNDER STAND-BY CONDITIONS


DESCRIPTION

In a master slave architecture, the TEA2164S control IC achieves the slave function. Primarily designed for TV receivers and monitors applications, this circuit provides an easy synchronization and smart solution for low power stand by operation.


Located at the primary side the TEA2164S control IC ensures :

- the power supply start-up
- the power supply control under stand-by conditions
- the process of the regulation signals sent by the master circuit located at the secondary side
- direct base drive of the bipolar switching transistor
- the protection of the transistor and the power supply under abnormal conditions.

For more details, refer to application note AN409.



PIN CONNECTIONS



January 1998 1/16

BLOCK DIAGRAM





Figure 1 : Simplified Application Diagram



ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit | |
|---------------------------------|---|-------------|------|--|
| V _{CC} | Positive Power Supply V16-V1 | 18 | V | |
| V+ | Positive Power Supply of the Output Stage V15-V1 | 18 | V | |
| V– | Negative Power Supply V4, 5, 12, 13-V1 | - 5 | V | |
| V _{CC} - V- V+ - V- | Total Power Supply V16-V4, 5, 12, 13 or V15-V4, 5, 12, 13 | 20 | V | |
| I _{out+} | Positive Output Current | 1.5 | Α | |
| I _{out} _ | Negative Output Current | 2 | Α | |
| Tj | Junction Temperature | 150 | °C | |
| T _{stg} | Storage Temperature | - 40, + 150 | °C | |


4S-01.TBL

THERMAL DATA

| Symbol | Parameter | Value | Unit | 1 |
|----------------------|----------------------------------|-------|------|------|
| R _{th(j-c)} | Junction Case Thermal Resistance | 11 | °C/W | 07.7 |

2164S-02.TBL

MAXIMUM POWER DISSIPATION




RECOMMANDED OPERATING CONDITIONS

| Symbol | Parameter | Min. | Тур. | Max. | Unit | |
|----------------------|---|------|------|------|------|--|
| Vcc | Positive Power Supply | | 10 | 14 | ٧ | |
| V– | Negative Power Supply (see Figure 2) | -5 | | 0 | ٧ | |
| V _{CC} – V– | Total Power Supply | | | 18 | ٧ | |
| l _{out+} | Positive Output Current | | | 1.2 | Α | |
| I _{out} | Negative Output Current | | | 1.7 | Α | |
| Fsw | Switching Frequency | | | 50 | khz | |
| Ro | Oscillator Resistor Range | 30 | | 150 | kΩ | |
| Со | Oscillator Capacitor Range | 470 | | 2700 | рF | |
| C1 | Starting Oscillator Capacitor Range | 0.1 | | 4.7 | μF | |
| C2 | Repetitive Overload Protection Capacitor | 1 | | 22 | μF | |
| $ V_{in} $ | Input Pulses Amplitude (peak) (derivated pulses - time constant = 1 μs) | 0.5 | | 1 | ٧ | |
| T _{oper} | Operating Ambiant Temperature | - 20 | | 70 | °C | |

34S.03 TRI

Figure 2: Substrat Biasing



ELECTRICAL OPERATING CHARACTERISTICS

 $T_{amb}=25^{o}C,\ V_{CC}=10V,\ V_{CC^{-}}=0V,\ potentials\,referenced to ground (Pin 1) (unless otherwise specified)$

| Symbol | Parameter | Min. | Тур. | Max. | Unit |
|------------------------------------|--|------------------|------------------|--------|------|
| POWER SUPPLY | | • | | - | |
| V _{CC} (start) | Starting Voltage (V _{CC} increasing) | 8 | 9 | 9.6 | ٧ |
| V _{CC} (stop) | Stopping Voltage (V _{CC} decreasing) | 5 | 6.2 | 7.4 | V |
| ΔV_{CC} | Hysteresis (V _{CC} start – V _{CC} stop) | 2 | 2.8 | 3.5 | V |
| V _{ccmax} | Overvoltage Lock-out | 14.8 | 15.5 | 16.2 | V |
| Iccstart | Starting Positive Supply Current | 0.5 | 0.8 | 1.5 | mA |
| CURRENT LIMITA | ATION AND PROTECTION (Pin 11) | • | • | | |
| VCM1 | -1 -0.875 | -0.925 -0.775 | -0.825 -0.700 | V V | |
| VCM2 | Current Monitoring 2nd Threshold | 1200 | 1350 | 1500 | mV |
| ΔVCM | 300 | 500 | 700 | mV | |
| REPETITIVE OVE | ERCURRENT PROTECTION | | | | |
| VCM3 | Repetitive Overcurrent Threshold (Pin 11) | | -0.9 | -0.7 | V |
| VCM3 - VCM1 | VCM3 - VCM1 (L or H) | | 0.05 | 0.16 | V |
| VC2 | Lock-out Voltage on Pin 3 | 2.4 | 3 | 3.6 | V |
| l3 disch | Capacitor C2 Discharge Current (synchronized mode) | 10 | 20 | 30 | μΑ |
| l3 ch. | Capacitor C2 Charge Current | 50 | 80 | 110 | μΑ |
| OSCILLATOR, M | AX DUTY CYCLE, SYNCHRONIZATION | • | • | | |
| To | Oscillator Initial Accuracy (RT = 50kΩ, CT = 1nF) | 19.3 | 21 | 22.7 | μs |
| T _{on(max)} | Maximum Duty Cycle (T _{syn} = 1.05 T _o) | 60 | 70 | 85 | % |
| T _{syn} T _O | 1.0 | | 1.5 | | |
| OUTPUT STAGE | | | | | |
| l ₁₄ /l ₂ | I ₁₄ /I ₂ I _c Copy Current Gain | | 1000 | | |
| I _{BON} | I _{BON} Base Current Starting Pulse | | | | mA |
| VERY LOW FREG | QUENCY OSCILLATOR | • | | | |
| | Burst Duty Cycle | | 13 | | % |
| - | • | • | • | | |

Note: For the best accuracy of VCM1 value the TEA2164S is marked as follows: TEA2164SL (low range) or TEA2164SH (high range).

I - FIELD OF APPLICATION

The TEA2164S control circuit has been designed primarily for discontinuous mode flyback built with a master-slave architecture, whatever the field of application.

But due to its capability to synchronize the transistor switching-off with an external signal (line flyback) and due to an adapted burst-mode operation for a low power stand-by operation, the TEA2164 offers a smart solution for monitors and TV sets applications.

Power supply main features:

- maximum output power 140W (transistor forced gain: 3.5)

- stand-by mode output power (1W ≤ Psb ≤ 6W; efficiency > 50%)
- operating frequency up to 50kHz
- power-switch : bipolar transistor

Adapted master-circuit:

- Monitor applicationStandard TV application TEA5170
 - TEA2028B **TEA2029C**


TEA2128

TEA5170

- Digital TV application TEA5170

(TEA2028B, TEA2029C and TEA2128 are deflection processors with built-in PWM generator).

Figure 3: Master Slave Power Supply Architecture



II - GENERAL DESCRIPTION

In a master slave architecture, the TEA2164S Control IC, located at the primary side of an off line power supply achieves the slave function; whereas the master circuit is located at the secondary side. The link between both circuits is realized by a small pulse transformer (Figure 4).

In the operation of the master-slave architecture, four majors cases must be considered:

- normal operating
- stand-by mode
- power supply start-up
- abnormal conditions : off load, short circuit, ...

II.1 - Normal Operating (master slave mode)

In this configuration, the master circuit generates a pulse width modulated signal issued from the monitoring of the output voltage which needs the best accuracy (in TV applications: the horizontal deflection stage supply voltage). The master circuit power supply can be supplied by another output.

Figure 4: System Description Waveforms

The PWM signal are sent towards the primary side through small differentiating transformer. For the TEA2164S positive pulses are transistors witching-on commands; and negative pulses are transistor switching-off commands (Figure 5). In this configuration, only by synchronizing the master oscillator, the switching transistor may be synchronized with an external signal.

II.2 - Stand-by Mode

In this configuration the master circuit no longer sends PWM signals, the structure is not synchronized; and the TEA2164S operates in burst mode. The average power consumption at the secondary side may be very low $1W \le P \le 6W$ (as it is consumed in TV set during stand by).

By action on the maximum duty cycle control, a primary loop maintains a semi-regulation of the output voltages. Voltage on feed-backis applied on Pin 9.

Burstperiodis externally programmed by capacitor C1.




Figure 5: Master Slave Mode Waveforms





Figure 6: Burst Mode Waveforms



II.3 - Power Supply Start-up


After the mains have been switched-on, the V_{CC} storage capacitor of the TEA2164S is charged through a high value resistor connected to the rectified high voltage.

When Vcc reaches Vcc start threshold (9V typ), the TEA2164 starts operating in burst mode. Since

available output power is low in burst mode the output power consumption must remain low before complete setting-up of output voltage.

In TV application it can be achieved by maintaining the TV in stand-by mode during start-up (Figure 7).

Figure 7: Power Supply Start-up



II.4 - Abnormal conditions : safety functions

Overvoltage Protection

When V_{CC} exceeds V_{CC} max, an internal flip-flop stops output conduction signals. The circuit will start again after the capacitor C1 discharge; it means: after loss of synchronization or after V_{CC} stop crossing (Figure 8).

In flyback converters, this function protects the power supply against output voltage runaway.

Under Voltage Lock-out

The TEA2164S control circuit stops operating when V_{CC} goes under V_{CC} stop.

Power Limitation, Current Protection, Long Duration Overload Protection

- Output power limitation: by a pulse by pulse collector current limitation the TEA2164S limits the maximum output power. V_{CM1} is the corresponding voltage threshold, its detection is memorized up to the next period.
- Current protection (transistor protection)
 Under particular conditions a hard overload or short circuit may induce a flux runaway in spite of the current limitation (V_{CM1}).

The TEA2164S control circuit features a second

current protection, V_{CM2} . When this threshold is reached an internal flip-flop memorizes it and output conduction signals are inhibited. The circuit will send base drives again after capacitor C1 discharge (Figure 8).

- Long duration overload protection: (Figure 9) An overload is detected when the sense-voltage on Pin 11 reaches V_{CM3} before a negative pulse has been applied to Pin 6. In this case the capacitor C2 (connected to Pin 3) is charged with I₃ chup to the end of the period and discharged with I₃ disch until a next V_{CM3} detector. By this way in case of long duration overload, the capacitor keeps charging at each period and its voltage encreases gradually. When the voltage on Pin 3 exceeds V_{C2}, the TEA2164S control circuit stops sending base drives and memorizes this event. No restart is allowed as long as V_{pin 3} is higher than V_{C2} and V_{CC} higher than 4.8V.

* Remark :

- The harder is the overload the faster is the protection
- The capacitor keeps charging between two burst after V_{CM2} detection.

Figure 8: Overvoltages Lock-out




Figure 9: Long Duration Overload Monitoring Circuit




Figure 10: Long Duration Overload Detection





Figure 11: Repetitive Over-current Protection



III - SWITCHING OSCILLATOR AND SYNCHRONIZATION

III.1. Switching oscillator

When the TEA2164S control circuit operates in burst mode, the switching frequency is fixed by the free frequency oscillator. The period is determined by two external components C_{O} and R_{O} .

III.2. Synchronization


When the master-circuit starts to send pulses both oscillators are not synchonuous.

In order to avoid any erratic conduction of the power transistor, the first synchronization pulse will arrive simultanously with the sawtooth return of the TEA2164S oscillator.

To get synchronization the free frequency must be higher than the synchronization frequency.

$$T_O < T_{sync.} < 1.50 T_O$$

Figure 12: Free Frequency Running



III - SWITCHING OSCILLATOR AND SYNCHRONIZATION (continued)

Figure 13: Synchronization Pulse Shaper and Synchronization





Figure 14: Operation after Synchronization



IV - MAXIMUM DUTY CYCLE LIMITATION

Burst mode: The maximum duty cycle is controlled by the voltage on Pin 9 (Figure 15).

Synchronized mode: Normally the maximum duty cycle is set by the master circuit. However the maximum conducting time will never exceed the value given by the comparison of the oscillator wave-form with the 2.5V internal threshold.

V - OUTPUT STAGE

TEA2164S output stage has been designed to drive switching bipolar transistor.

- Each base drive begins with a positive pulse IBON that realizes an efficient transistor turn-on.

- After the starting pulse I_{BON}, the base current is proportional to the collector current. The current gain is easily fixed by a resistor R_B (Figure 16).
- A fast and safe transistor turn-off is realized by a fast positive base current cut-off and by applying a negative base drive which draws stored carriers. Atypical 0.7s delay prevents from cross-conduction of positive and negative output stages.

Remark: In order to reduce power dissipation on the positive output stage with the low gain transistors, for high base currents the positive output stage operates in saturated mode (Figure 17). This can be achieved by using a resistor between V_{CC} and V_{+} .

Figure 15: Maximum Duty Cycle Limitation






Figure 16: Output Stage Architecture and Base Drive



V - OUTPUT STAGE (continued)

Figure 17: Power Supply Start-up and Normal Operation




VI - MONITOR APPLICATIONS


In most of monitor applications, the power supply must start-up under full load conditions and the stand -by mode is no longer useful.

The energy of the starting burst must be high enough to ensure start-up, then the capacitor C1 must be higher in these applications than on TV application (typ. : 1μ F).

COMPLETE APPLICATION DIAGRAM (SMPS + DEFLECTION) (with stand-by function)




STAND-ALONE 32kHz POWER SUPPLY ELECTRICAL DIAGRAM



PACKAGE MECHANICAL DATA

16 PINS - PLASTIC POWERDIP



| Dimensions | | Millimeters | imeters | | | Inches | | |
|--------------|------|-------------|---------|-------|-------|--------|--|--|
| Difficusions | Min. | Тур. | Max. | Min. | Тур. | Max. | | |
| a1 | 0.51 | | | 0.020 | | | | |
| В | 0.85 | | 1.40 | 0.033 | | 0.055 | | |
| b | | 0.50 | | | 0.020 | | | |
| b1 | 0.38 | | 0.50 | 0.015 | | 0.020 | | |
| D | | | 20.0 | | | 0.787 | | |
| E | | 8.80 | | | 0.346 | | | |
| е | | 2.54 | | | 0.100 | | | |
| e3 | | 17.78 | | | 0.700 | | | |
| F | | | 7.10 | | | 0.280 | | |
| I | | | 5.10 | | | 0.201 | | |
| L | | 3.30 | | | 0.130 | | | |
| Z | | | 1.27 | | | 0.050 | | |

Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No licence is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics.

© 1998 SGS-THOMSON Microelectronics - All Rights Reserved

Purchase of I²C Components of SGS-THOMSON Microelectronics, conveys a license under the Philips I²C Patent. Rights to use these components in a I²C system, is granted provided that the system conforms to the I²C Standard Specifications as defined by Philips.

SGS-THOMSON Microelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - France - Germany - Italy - Japan - Korea - Malaysia - Malta - Morocco The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.

This datasheet has been downloaded from:

www. Data sheet Catalog.com

Datasheets for electronic components.